R. G. Ouellette, "Compiler support for SPARC architecture processors," M.S. thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, 1994. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
Dynamic Control Of Compile Time Using Vertical Region-Based.. - Braun (Correct)
....optimization and reintegration is presented in Section 2.2. Once the Lcode is optimized, it is translated into assembly language. IMPACT supports the generation of code for several architectures through distinct code generators. The most actively supported architectures are the Sun SPARC [13], the HP PA RISC, and the Intel X86. There are also two experimental ILP architectures supported, IMPACT and HPL Playdoh [14] These architectures provide an experimental framework for compiler and architecture research. The IMPACT architecture is a parameterized superscalar processor with an ....
R. G. Ouellette, "Compiler support for SPARC architecture processors," M.S. thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, 1994.
Memory Disambiguation To Facilitate Instruction-Level.. - Gallagher (1995) (17 citations) (Correct)
....details these code transformations. A detailed machine description database, Mdes, for each target architecture is available for use by all Lcode compilation modules [10] Seven architectures are currently supported by the IMPACT compiler. These include the AMD 29K [11] MIPS R3000 [12] SPARC [13], HP PA RISC, 1 and Intel X86 [14] 15] The other two supported architectures, IMPACT and HP Playdoh [16] are experimental ILP architectures, which provide a framework for compiler and architectural research. The IMPACT architecture models a generic superscalar processor which executes the ....
R. G. Ouellette, "Compiler support for SPARC architecture processors," M.S. thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, 1994. 166
Data Dependence Analysis For Fortran Programs In The Impact Compiler - Haab (1995) (7 citations) (Correct)
....A detailed machine description database, Mdes, for the target architecture is also available to all Lcode compilation modules [33] 3.5 Architectures Supported by the Compiler Several architectures are supported by the IMPACT compiler. These include the AMD 29K [34] MIPS R3000 [35] Sun SPARC [36], HP PA RISC, and Intel x86. The other two supported architectures, IMPACT and HP Labs PlayDoh [37] are experimental architectures incorporating instruction level parallelism. 28 4. VARIABLE REFERENCE ANALYSIS The data dependence analyzer in the IMPACT compiler relies on detailed analysis of ....
R. G. Ouellette, "Compiler support for SPARC architecture processors," M.S. thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, 1994.
Pinline: A Profile-Driven Automatic Inliner For The Impact Compiler - Cheng (1997) (3 citations) (Correct)
....advanced optimizing technologies like superblock and hyperblock formations are also conducted in the Lcode level [5] 6] Then machine dependent code generators translate Lcode into assembly code. The architectures supported by the IMPACT compiler include AMD 29K [7] MIPS R3000 [8] Sun SPARC [9], HP PA RISC and Intel x86. DRAFT (January 8, 1997 22 : 58) 1 DRAFT 1.1 Motivation The invention of high level programming languages like C facilitates the task of writing a large program by introducing the concept of modularization. For human beings, it is easier to decompose a problem into ....
R. G. Ouellette, "Compiler support for SPARC architecture processors," Master's thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, 1994.
Hyperblock Performance Optimizations For ILP Processors - August (1996) (1 citation) (Correct)
....decisions regarding the applicability of transformations. The scheduler and register allocator rely more heavily on the Mdes to generate efficient and correct code. Seven architectures are actively supported by the IMPACT compiler. These include the AMD 29K [31] the MIPS R3000 [32] the SPARC [33], the HP PA RISC, and the Intel X86. The other two supported architectures, IMPACT and HPL Playdoh [34] are experimental ILP architectures. These architectures provide an experimental framework for compiler and architecture research. The IMPACT architecture is a parameterized superscalar ....
R. G. Ouellette, "Compiler support for SPARC architecture processors," M.S. thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, 1994. 67
Enhancing Instruction Level Parallelism Through.. - Bringmann (1995) (5 citations) (Correct)
....decisions regarding the applicability of transformations. The scheduler and register allocator rely more heavily on the Mdes to generate efficient as well as correct code. Seven architectures are actively supported by the IMPACT compiler. These include the AMD 29K [13] MIPS R3000 [21] SPARC [22], HP PA RISC, and Intel X86. The other two supported architectures, IMPACT and HP Playdoh [23] are experimental ILP architectures. These architectures provide a framework for compiler and architecture research. The IMPACT architecture is parameterized superscalar processor with an extended ....
R. G. Ouellette, "Compiler support for SPARC architecture processors," Master's thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, 1994.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC