Satapathy, R., Gupta, R. Analysis of Technology Trends: Making a Case for Architectural Adaptation in Custom Data-paths, 1997. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
Safe and Protected Execution for the Morph/AMRM Reconfigurable.. - Chien, Byun (1999) (2 citations) (Correct)
....surpass logic block delays projections indicate that by the year 2007, average interconnect delay can be equivalent to five gate delays. Once past the cross over point, dynamic interconnect (reconfigurable interconnect or logic) can be introduced at modest impact even on critical timing paths[2]. In such systems, the dynamic configurability in the processor can be used to significant advantage [3, 4] improving performance by factors of 10 to 100x for computational kernels while avoiding the traditional disadvantages of custom computing approaches such as I O coprocessor coupling and ....
Satapathy, R., Gupta, R. Analysis of Technology Trends: Making a Case for Architectural Adaptation in Custom Data-paths, 1997.
Formalizing Process Protection in Application Adaptive.. - Byun, Chien (1999) (Correct)
....surpass logic block delays projections indicate that by the year 2007, average interconnect delay can be equivalent to five gate delays. Once past the cross over point, dynamic interconnect (reconfigurable interconnect or logic) can be introduced at modest impact even on critical timing paths[2]. In such systems, the dynamic reconfigurability in the processor can be used to significant advantage [4,5] improving performance by factors of 10 to 100x for while avoiding the traditional disadvantages of custom computing approaches such as I O coprocessor coupling and slower logic [6] Owing ....
Satapathy, R., Gupta, R. Analysis of Technology Trends: Making a Case for Architectural Adaptation in Custom Data-paths, 1997.
Safe and Protected Execution for the Morph/AMRM Reconfigurable.. - Chien, Byun (1999) (2 citations) (Correct)
....surpass logic block delays projections indicate that by the year 2007, average interconnect delay can be equivalent to five gate delays. Once past the cross over point, dynamic interconnect (reconfigurable interconnect or logic) can be introduced at modest impact even on critical timing paths[2]. In such systems, the dynamic configurability in the processor can be used to significant advantage [4, 5] improving performance by factors of 10 to 100x for computational kernels while avoiding the traditional disadvantages of custom computing approaches such as I O coprocessor coupling and ....
Satapathy, R., Gupta, R. Analysis of Technology Trends: Making a Case for Architectural Adaptation in Custom Data-paths, 1997.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC