| Carlos A. Coello Coello, Alan D. Christiansen, and Arturo Hernandez Aguirre. Automated Design of Combinational Logic Circuits using Genetic Algorithms. In D. G. Smith, N. C. Steele, and R. F. Albrecht, editors, Proceedings of the International Conference on Artificial Neural Nets and Genetic Algo- rithms, pages 335--338. Springer-Verlag, University of East Anglia, England, April 1997. |
....A central idea of this approach is to represent each possible electronic circuit as chromosome in an evolutionary process in which the standard genetic operators such as initialisation, recombination, selection are carried out. The circuits may be evaluated using software simulation models [1], 2] 3] 4] or alternatively evolved entirely in hardware [5] 6 , 7] 8] In this paper, we limit our focus to combinational logic circuits, which contain no memory elements. Such circuits contain no feedback paths. Note that this approach can be easily extended for the combinational ....
....columns and N rows be the number of columns and rows of chromosome assigned to be mutated and new value is the new value of mutated genes chosen randomly. The gene mutation procedure is the following: 1. Define the circuit mutation rate P mg . 2. Generate random number for each chromosome, rand1[0, 1]. 3. If (rand1 P mg ) the geometry mutation is applied to the current chromosome. 4. Generate random number rand2[0, 1] 5. If (rand2 0.5) the number of columns in chromosome is chosen to be mutated and the new number of columns (new value) is generated from the range [1, max columns N ....
[Article contains additional citation context not shown here]
Coello Coello, C. A., A. D. Christiansen and A. H. Aguirre (1997). Automated Design of Combinational Logic Circuits using Genetic Algorithms in Proc. of the Int. Conf. on Artificial Neural Nets and Genetic Algorithm (ICANNGA'97) Eds.: D.G. Smith, et al. Publisher: Springer-Verlag, pp. 335-338.
No context found.
Carlos A. Coello Coello, Alan D. Christiansen, and Arturo Hernandez Aguirre. Automated Design of Combinational Logic Circuits using Genetic Algorithms. In D. G. Smith, N. C. Steele, and R. F. Albrecht, editors, Proceedings of the International Conference on Artificial Neural Nets and Genetic Algo- rithms, pages 335--338. Springer-Verlag, University of East Anglia, England, April 1997.
....proposed approach is illustrated using several sample Boolean functions. 1. Introduction Although evolvable hardware is nowadays a very popular area of research, the use of evolutionary techniques to optimize combinational circuits at the gatelevel has been approached by only a few researchers [12, 6, 3, 9, 8]. In the past, we have concentrated on the optimum design of combinational circuits at the gate level using genetic algorithms (GAs) 2, 3] In the past, we have used the number of gates as the design metric to be minimized in a circuit, so that our goal was to produce fully functional circuits ....
.... of research, the use of evolutionary techniques to optimize combinational circuits at the gatelevel has been approached by only a few researchers [12, 6, 3, 9, 8] In the past, we have concentrated on the optimum design of combinational circuits at the gate level using genetic algorithms (GAs) [2, 3]. In the past, we have used the number of gates as the design metric to be minimized in a circuit, so that our goal was to produce fully functional circuits that required the smallest possible number of gates (chosen from a certain set defined by the user) However, the use of this metric may not ....
[Article contains additional citation context not shown here]
C. A. Coello, A. D. Christiansen, and A. H. Aguirre. Automated Design of Combinational Logic Circuits using Genetic Algorithms. In D. G. Smith, N. C. Steele, and R. F. Albrecht, editors, Proceedings of the International Conference on Artificial Neural Nets and Genetic Algorithms, pages 335--338. Springer-Verlag, University of East Anglia, England, April 1997.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC