Intel Corp. SA-1100 Microprocessor Technical Reference Manual, September 1998. Order no: 278088-001.  Home/Search   Document Not in Database   Summary   Related Articles   Check

....Hence, the lossfree throughput will also be improved. However, due to the limitations of the simulation environment, we cannot measure this property. 7.1. Simulation Parameters In all the experiments, the base processor is a chipmultiprocessor with each execution core similar to StrongARM SA 110 [6]. We have modified some parameters of the StrongARM to model cores similar to the execution cores in the NPUs. First, the cores use in order execution with an issue width of 2. Secondly, they have 4 KB, direct mapped L1 data and instruction caches and the processor has a 128 KB, 4 way ....

Intel Corp. SA-110 Microprocessor Technical Reference Manual.

....Hence, the lossfree throughput will also be improved. However, due to the limitations of the simulation environment, we cannot measure this property. 7.1. Simulation Parameters In all the experiments, the base processor is a chipmultiprocessor with each execution core similar to StrongARM SA 110 [6]. We have modified some parameters of the StrongARM to model cores similar to the execution cores in the NPUs. First, the cores use in order execution with an issue width of 2. Secondly, they have 4 KB, direct mapped L1 data and instruction caches and the processor has a 128 KB, 4 way ....

Intel Corp. SA-110 Microprocessor Technical Reference Manual.

....section page entry (with sub page granularity) Master: Access is permitted independent of the setting of the standard permissions bits of the section page entry. Reserved: This state is reserved for future expansion and must not be used. 2. 2 The StrongARM SA 1100 CPU The StrongARM SA 1100 [SAT98] is a high speed, low power implementation of the ARM architecture. Based around the SA 1 processor core, teamed with peripheral controllers (Memory controller, serial, I O, etc) and integrated into a single package, its design is targeted to portable and embedded systems. The SA 1 core was ....

Intel Corp. SA-1100 Microprocessor Technical Reference Manual, September 1998. Order no: 278088-001.

....of designing efficient branch prediction mechanisms. The branch predictor we have used in the base experiments assumes that all the branches are not taken (i.e. the instructions following the branch is scheduled as if the branch condition will not be met) similar to the StrongARM processors [12]. Note that, not taken is easier to implement than taken, because in case of a taken strategy, the destination address has to be calculated early in the pipeline (or should be predicted) complicating the instruction fetch unit. The branch misprediction penalty is set to 2 cycles in all the ....

Intel, C. SA-110 Microprocessor Technical Reference Manual. ftp://download.intel.com/design/strong/applnots/27819401.pdf

....and runs at 233 MHz. It has support for the Universal Serial Bus, a RS232 Serial Port, Ethernet, two Cardbus sockets, and a variety of general purpose I O. A five volt Enterasys 802.11b wireless network card (part number CSIBD AA) is used in one of the Cardbus sockets. Based on the Intel SA 110 [36, 23], the Skiff is computationally similar to the popular Compaq iPAQ handheld (an SA 1110 [24] based device) The Skiff PCB boasts separate power planes for its CPU, memory and memory controller, and other peripherals allowing each to be measured in isolation (Figure 4 5) With a Cardbus extender ....

Intel Corporation. SA-110 Microprocessor Technical Reference Manual, December 2000.

....as the working sets do not overlap. For small ( 32MB) address spaces further improvements are possible by making use of the StrongARM s re mapping facility. Our technique is discussed in the context of the L4 microkernel in which it will be implemented. 1. Introduction The StrongARM SA 1100 [5] is a high speed, low power processor based on the ARM architecture [6] It is specifically designed for portable and embedded systems. The design is based around a first generation StrongARM core and has peripheral controllers (DRAM controller, serial ports, etc. integrated into a single ....

....design can be given. The shared domain requires some method of reloading the CPD entries of an inactive small address spaces when a cache line of that address space is replaced. To further complicate matters, the effect of the PID register on abort exceptions is not sufficiently documented in [5] and its behaviour must be determined from experimentation. As a result, the work on PID optimisation is somewhat speculative at this stage. 4. Conclusions The techniques presented in Section 3 are functionally transparent above the microkernel interface, the resulting reduction in context ....

Intel Corp. SA-1100 Microprocessor Technical Reference Manual, Sept. 1998. Order no: 278088-001.

....and its date appear, and notice is given that copying is by permission of the authors. To copy otherwise or to republish requires prior speci c permission and or a fee. Copyright c 1999 by Adam Wiggins, The University of New South Wales. 1 Introduction 3 1 Introduction The StrongARM SA 1100 [SAT98] is a high speed, low power processor based on the ARM architecture [Jag95] It is speci cally designed for portable and embedded systems. The design is based around a rst generation StrongARM core and has peripheral controllers (DRAM controller, serial ports, etc. integrated into a single ....

....can be given. The shared domain requires some method of reloading the CPD entries of an inactive small address spaces when a cache line of that address space is replaced. To further complicate matters, the e ect of the PID register on abort exceptions is not su ciently documented in [SAT98] and its behaviour must be determined from experimentation. As a result, the work on PID optimisation is somewhat speculative at this stage. 4 Conclusions The techniques presented in Section 3 are functionally transparent above the microkernel interface, the resulting reduction in context ....

Intel Corp. SA-1100 Microprocessor Technical Reference Manual, September 1998. Order no: 278088-001.

No context found.

Intel Corp. SA-1100 Microprocessor Technical Reference Manual, September 1998. Order no: 278088-001.

No context found.

Intel Corp. SA-1100 Microprocessor Technical Reference Manual, September 1998. Order no: 278088-001.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC