T. G. Mattson and G. Henry, An overview of the Intel TFLOPS supercomputer, Intel Technical Journal Q1 1998, http://developer.intel.com/technology/itj/ q11998/articles/art 1.htm, 1998. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
PICO: An Object-Oriented Framework for Parallel Branch and.. - Eckstein, Phillips, Hart (2001) (4 citations) (Correct)
....A similar procedure could be applied when evaluating probe subproblems in splitComputation. 5.5. Preliminary computational results To illustrate the parallelism PICO can attain, we now describe the performance of the PICO MIP on the Janus ASCI Red supercomputer at Sandia National Laboratories [25]. This system consists of 4,536 nodes, each with two 333 megahertz Pentium II processors and 256 megabytes of RAM. By default, one processor on each node functions as a compute processor, and the second as a communications processor for interacting with the internal network. Optionally, in what is ....
T. G. Mattson and G. Henry, An overview of the Intel TFLOPS supercomputer, Intel Technical Journal Q1 1998, http://developer.intel.com/technology/itj/ q11998/articles/art 1.htm, 1998.
Methods for Performance Evaluation of Wormhole-Switched Networks - Nilsen (1998) (Correct)
....are relieved from buffer management. The price to pay is the implementation cost of flit level flow control [23] The WH switching principle origins from research on high performance interconnection networks for multiprocessor systems [7,31,36] A list of commercial machines using WH switching is [74, 75, 100, 107, 113, 124, 146]. Today, the same technique is finding its way also into LAN [12, 25, 43] and SAN [71, 154] applications. A particular form of the switching principle is standardized [73] as well, with corresponding components [108] commercially available. 2.3 Latency The packet latency is defined as the ....
MATTSON, T., AND GENRY, G. An overview of the Intel TFLOPS supercomputer. Intel Technology Journal, 1st Quarter 1998. <http://developer.intel.com/technology/itj>.
PICO: An Object-Oriented Framework for Parallel Branch and.. - Eckstein, Phillips, Hart (2000) (4 citations) (Correct)
....A similar procedure could be applied when evaluating probe subproblems in splitComputation. 5. 5 Preliminary computational results To illustrate the parallelism PICO can attain, we now describe the performance of the PICO MIP on the Janus ASCI Red supercomputer at Sandia National Laboratories [24]. This system consists of 4; 536 nodes, each with two 333 megahertz Pentium II processors and 256 megabytes of RAM. By default, one processor on each node functions as a compute processor, and the second as a communications processor for interacting with the internal network. Optionally, in what ....
T. G. Mattson and G. Henry, An overview of the Intel TFLOPS supercomputer, Intel Technical Journal Q1 1998, http://developer.intel.com/technology/itj/ q11998/articles/art 1.htm, 1998.
Massively parallel linear stability analysis with P ARPACK for.. - Lehoucq And (1998) (Correct)
....the same as the partitioning used for parallelizing the MPSalsa calculation, so that the number of domains is the same as the number of processors that the application is run on. 2. 4 Computer The calculations presented here were run on the Sandia Intel Teraflop massively parallel supercomputer [13] (a.k.a. ASCI Red) This computer has 4,536 nodes, each with two 200Mhz Pentium Pro Processors and 128 MBytes of memory. The theoretical peak is 1.8 TFLOPS and over 1.0 TFLOPS has been achieved. Node to node bandwidth is 800 MBytes sec. More information can be found at ....
T. G. Mattson and G. Henry. An overview of the Intel TFLOPS supercomputer. Intel Technology Journal, 1, 1998.
Large-Scale Eigenvalue Calculations for Stability Analysis.. - Lehoucq, Salinger (1999) (2 citations) (Correct)
....package [6] using a multi level method and Kernihan Lin refinement. The mesh was partitioned into the same number of sub domains as the number of processors for the run, which was 250 for most of the calculations described below. The calculations were performed on the Sandia Intel Tflops Computer [7]. The MPSalsa, massively parallel, unstructured grid, reacting flow code is used to solve for the steady state solution [8, 9] This code has been successfully used to analyze flows and deposition profiles in chemical vapor deposition reactors [10, 11] MPSalsa uses a Galerkin Least Squares method ....
T. G. Mattson and G. Henry. An overview of the Intel TFLOPS supercomputer. Intel Technology Journal, 1, 1998.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC