W. Stallings. Computer Organization and Architecture: Designing for Performance, fourth edition. Addison-Wesley, 1996. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
VLSI Implementation of a Run-time Configurable Computing Integrated .. - He (1998) (1 citation) (Correct)
....DSPs use extensive pipelines, several independent on chip memories, parallel function units and hardwired (rather than micro programmed) pathways. The dominating architectural feature of DSPs is the so called Harvard architecture and its variants. Harvard architectures augment classic Von Neumann [4] machines in that it has separate bus lines for data and programming instructions. The main shortcoming of the DSP is that in DSP, too much silicon area is used for overhead processing and non computational tasks. Due to the inherent sequential nature of DSPs, concurrency is poorly exploited. 5 ....
W. Stallings. Computer Organization and Architecture: Designing for Performance, fourth edition. Addison-Wesley, 1996.
Branch Prediction X Performance: an analysis on.. - Pizzol, Pilla, Navaux (2001) (Correct)
.... can deliver a high amount of instructions per cycle, nowadays processors cannot use such number of instructions due to some properties: resource conflicts, data dependence and control dependence [JOH91] The resource conflicts occur when two or more instructions compete for the same resources [STA96]. Increasing the number of these resources can reduce this problem, but sometimes it is not possible. Data dependence decreases system performance by stalling the pipeline. One instruction may need the data that is being calculated by another instruction, so it has to wait the writeback of that ....
STALLINGS, W. Computer Organization and Architecture: Designing for Performance. Upper Saddle River: Prentice Hall, 1996.
-505A: High-Performance Computer Architecture Handout - Course Syllabus Issued (Correct)
No context found.
William Stallings, Computer Organization and Architecture: Designing for Performance, Prentice Hall, Fourth Edition, 1996.
-525B: Computer Architecture Handout - Course Syllabus Issued (Correct)
No context found.
William Stallings, Computer Organization and Architecture: Designing for Performance, Prentice Hall, Fourth Edition, 1996.
Karnaugh Maps - Harbort, Brown (1999) (Correct)
No context found.
Stallings, William, Computer Organization and Architecture: Designing for performance, Prentice-Hall, 1996.
x86Sim: A Simulation Tool for the Intel x86 Architecture - Jeffrey Heid (1999) (Correct)
No context found.
William Stallings, "Computer Organization and Architecture: Designing For Performance", Prentice Hall, New Jersey, 1996.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC