296 citations found. Retrieving documents...
Chandrakasan, A., Sheng, S., & Brodersen, R. (1992). Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits, 27 (4), 473--484.

 Home/Search   Document Details and Download   Summary   Related Articles   Check  

This paper is cited in the following contexts:

First 50 documents  Next 50

Methods for True Energy-Performance Optimization - Dejan Markovic Student   Self-citation (Brodersen)   (Correct)

No context found.

A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


Full-Chip Subthreshold Leakage Power Prediction.. - Narendra, De.. (2004)   (1 citation)  Self-citation (Chandrakasan)   (Correct)

No context found.

A. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


An Energy/Security Scalable Encryption Processor Using .. - Goodman, Dancy.. (1998)   Self-citation (Chandrakasan)   (Correct)

No context found.

A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 5, MAY 1999.. - Mpeg- Mp Ml (1999)   Self-citation (Chandrakasan)   (Correct)

No context found.

A. Chandrakasan, C. Sheng, and R. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


A 175-mV Multiply-Accumulate Unit Using an Adaptive.. - Kao, Miyazaki.. (2002)   Self-citation (Chandrakasan)   (Correct)

No context found.

A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


Vision-Based Road Detection in Automotive Systems: A.. - Broggi, Bertè (1995)   (1 citation)  (Correct)

No context found.

Chandrakasan, A., Sheng, S., & Brodersen, R. (1992). Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits, 27 (4), 473--484.


MEERA: Cross-Layer Methodology for Energy - Efficient Resource Allocation   (Correct)

No context found.

A. Chandrakasan, S. Sherig, and R. Brodersen, Low Power CMOS Digital Design, IEEE JSSC, vol. 27, pp. 473-483, Apr. 1992.


A Shared-Well Dual-Supply-Voltage 64-bit ALU - Yasuhisa Shimazaki Member   (Correct)

No context found.

A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI).. - Fujio Ishihara Farhana   (Correct)

No context found.

A. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


Unknown -   (Correct)

No context found.

A. Chandrakasan, S. Sheng, R. Brodersen, "Low-power CMOS Digital Design", IEEE Journal of Solid-state circuit, pp. 473-484, April 1992.


Power Optimization and Management in Embedded Systems - Massoud Pedram University (2001)   (2 citations)  (Correct)

No context found.

A. P. Chandrakasan, S. Sheng, and R. W. Broderson, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, pages 473-484, Apr. 1992.


Power Estimation and Optimization at the Logic - Level Massoud Pedram   (Correct)

No context found.

A. P. Chandrakasan, S. S. Scheng, and R. W. Brodersen. Low power CMOS digital design. IEEE Journal of Solid State Circuits, 27(4):473--483, April 1992.


Interconnection Analysis for Standard Cell Layouts - Massoud Pedram Bryan   (Correct)

No context found.

A. P. Chandrakasan, S. S. Scheng, and R. W. Brodersen. Low power CMOS digital design. IEEE Journal of Solid State Circuits, 27(4):473--483, April 1992.


Power Estimation Methods for Sequential Logic - Circuits Chi-Ying Tsui   (Correct)

No context found.

A. Chandrakasan, T. Sheng, and R. W. Brodersen. Low Power CMOS Digital Design. In Journal of Solid State Circuits, pages 473--484, April 1992.


Unknown - Before Mapping After   (Correct)

No context found.

A. P. Chandrakasan, S. S. Scheng, and R. W. Broderson. Low power CMOS digital design. IEEE Journal of Solid State Circuits, 27(4):473--483, April 1992.


Approaches to Low-Power Implementations of DSP Systems - Parhi (2001)   (Correct)

No context found.

A. P. Chandrakasan and R. W. Brodersen, "Low power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


Approaches to Low-Power Implementations of DSP Systems - Parhi (2001)   (Correct)

No context found.

A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--483, Apr. 1992.


Effective Techniques for the Generalized Low Power Binding.. - Davoodi, Srivastava   (Correct)

No context found.

A.P. Chandrakasan, S. Sheng and R.W. Brodersen. "Low Power CMOS Digital Design". In IEEE Journal of Solid State Circuits, pages 472--484, April 1992.


Voltage Scheduling under Unpredictabilities: A Risk.. - Davoodi, Srivastava (2003)   (Correct)

No context found.

CHANDRAKASAN,A.P., SHENG,S.,AND BRODERSEN,R.W. 1992. Low power CMOS digital design. IEEE J. Solid State Circ. 27,4(April), 472--484.


Jacob R. Lorch Alan Jay Smith - Report No Ucb   (Correct)

No context found.

Chandrakasan, A. P., Sheng, S., and Broderson, R. W. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4):473--484, April 1992.


A Framework for Energy and Transient Power Reduction.. - Mohanty, Ranganathan (2004)   (Correct)

No context found.

A. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, 27(4), pp. 473-- 483, Apr 1992.


Approaches to Low-Power Implementations of DSP Systems - Parhi (2001)   (Correct)

No context found.

A. P. Chandrakasan and R. W. Brodersen, "Low power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--484, Apr. 1992.


Approaches to Low-Power Implementations of DSP Systems - Parhi (2001)   (Correct)

No context found.

A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473--483, Apr. 1992.


From Blind Certainty to Informed Uncertainty - Keutzer, Orshansky (2002)   (Correct)

No context found.

Chandrakasan, A., Sheng, S., and Brodersen, R., "LowPower CMOS Digital Design," IEEE Journal of SolidState Circuits, Vol. 27, No. 4, pp. 473-484, April 1992.


Dynamic Voltage Scaling for Real-Time Multi-task Scheduling Using .. - Im, Ha (2004)   (Correct)

No context found.

Chandrakasan, A. P., Sheng, S., and Brodersen, R. W. Lowpower CMOS digital design. IEEE Journal of Solid-State Circuits, 27, 4 (1992), 473-484.

First 50 documents  Next 50

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC