Bizzan, S., G.A. Jullien, W.C. Miller. "Analytical Approach to Sizing NFET Chains." IEE Electronics Letters. vol. 28 No. 14 pp. 1334-1335, 1992. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
Optimal Transistor Tapering for High-Speed CMOS Circuits - Li Ding And (2002) (Correct)
....adjacent FETs is a constant. Now the question is whether either of the two commonly used tapering schemes is able to give optimal tapering solution. Shoji does not remark on this issue in his papers. One serious attempt in the quest for the optimal tapering scheme is presented by Bizzan et al. in [7], in which the discharge time of a FET chain is viewed as the sum of the delay terms through the effective resistance of each transistor. The authors proposed an analytical approach to the FET chain tapering problem based on an observation that the delay terms were equal in near optimally sized ....
.... M D The total discharge time, after simplification, is D 7 R (13) Finally, the value of , shown in Eqn. 12) can be obtained by solving the equation 6 J F . 3.4. Equal Delay Terms Equal delay term observation [7] states that the RC delay of each transistor in an optimally tapered chain is equal. The RC delay of a FET is defined here as the product of the effective resistance of the FET and total capacitance that discharges through the transistor, that is, the total capacitance above the transistor. The ....
S. S. Bizzan, G. A. Jullien, and W. C. Miller, "Analytical Approach to Sizing nFET Chains," Electronics Letters, vol. 28, no. 14, pp. 1334-1335, 1992.
Modeling the Transistor Chain Operation in CMOS Gates.. - Nikolaidis.. (1999) (1 citation) (Correct)
....Thessaloniki, Thessaloniki 54006, Greece. Publisher Item Identifier S 1057 7122(99)08104 0. nonsaturated transistors of the chain by an equivalent resistor which fails to reproduce their characteristics, thus limiting the accuracy. Moreover, gate delay is calculated by assuming step inputs. In [6] pull down delays of nFET chains are also determined using an RC tree model as a modeling technique, based on the Elmore delay formula. Kang and Chen [7] used linear approximations for the output voltage waveform of the transistor chain, attempting to model the propagation delay in domino gates, ....
S. S. Bizzan, G. A. Jullien, and W. C. Miller, "Analytical approach to sizing nFET chains," Electron. Lett., vol. 28, no. 14, pp. 1334--1335, July 1992.
A General Approach to Performance Analysis and Optimization of.. - Lee (1995) (18 citations) (Correct)
....a CM PR set and the CMOS circuit that implements it, the analysis will be performed on the former using the implicit assumption that the delays between occurrences of transitions can be expressed as functions of the appropriate transistor sizes. Some schemes for computing these delays are given in [13, 21, 7, 4, 9, 8]. 2.5 Datapaths In contrast to the control part, the datapath of a process can usually be implemented efficiently by combining members from a standard set of components such as registers, adders, completion trees, etc. This section describes the nature of some of these components and how they can ....
S.S. Bizzan, G.A. Jullien and W.C. Miller. Analytical approach to sizing nFET chains. Electronics Letters, 28(14):1334-1335, 1992.
Exploiting Redundancy in Modulus Replication Inner Product.. - Shahkarami (1999) (1 citation) (Correct)
No context found.
Bizzan, S., G.A. Jullien, W.C. Miller. "Analytical Approach to Sizing NFET Chains." IEE Electronics Letters. vol. 28 No. 14 pp. 1334-1335, 1992.
Collapsing The CMOS Transistor Chain To An Effective.. - Chatzigeorgiou.. (1998) (1 citation) (Correct)
No context found.
Bizzan S.S., Jullien G.A. and Miller W.C.: "Analytical Approach to Sizing nFET Chains", Electronics Letters, 1992, vol. 28, no. 14, pp. 1334-1335.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC