U. Johansson and G. Franz'en. An evaluation of the CMMD library and an efficient parallel implementation of the RTRL algorithm on the CM-5. Master of science thesis, Royal Institute of Technology, Stockholm, Sweden, Jan. 1994. Home/Search Document Details and Download
Summary Related Articles |
This paper is cited in the following contexts:
Mappings of Real Time Recurrent Learning to SIMD Processor.. - Igor Milosavljevi'c (1994) (1 citation) (Correct)
....RTRL on a general purpose SIMD parallel machine, as most processor interconnection formats support efficient circular communication. We have implemented the 1 D mapping as a messagepassing parallel program on a CM 5 parallel computer configured as an array of tightly coupled Sparc processors [2]. Fig. 3 shows the attained speed in megaflops (millions of floating point operations per second) of executing RTRL on the CM 5 configured to various numbers of processing nodes. Speed of a Sparc2 workstation for the same task is given for comparison. The sustained speed clearly increases as the ....
U. Johansson and G. Franz'en. An evaluation of the CMMD library and an efficient parallel implementation of the RTRL algorithm on the CM-5. Master of science thesis, Royal Institute of Technology, Stockholm, Sweden, Jan. 1994.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC