R. Goering, "IP98 forum exposes struggling industry---Undefined business models, unstable core prices cited," EE Times, no. 1000, Mar. 1998. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
Fingerprinting Techniques for Field-Programmable Gate .. - Lach.. (2001) (Correct)
.... (i.e. the correlation of the bit stream to the physical resources) specifically to complicate the task of reverse engineering and, thus, protect the investment of their customers [32] In addition, FPGA manufactures claim that the reverse engineering process for their devices is difficult [14]. Most devices follow a form of Pareto s rule: the first 80 of the configuration information can be determined relatively easily by inspection, the next 16 is much more difficult and the final details are extremely difficult to establish. The complexity is enhanced by an irregular pattern that ....
R. Goering, "IP98 forum exposes struggling industry---Undefined business models, unstable core prices cited," EE Times, no. 1000, Mar. 1998.
Enhanced Intellectual Property Protection for Digital .. - Lach.. (Correct)
.... their devices, and they promise their customers that they will keep the bitstream specification confidential in order to raise the bar for reverse engineering [6] Ken Hodor, product marketing manager at Actel, claims that antifuse based FPGAs are by far the hardest device to reverse engineer [7]. The SRAM based Xilinx XC4000 devices follow a form of Pareto s rule: the first 80 of the configuration information can be determined relatively easily by inspection, the next 16 is much more difficult, etc. The irregular row and column pattern due to the hierarchical interconnect network ....
Goering, R., "IP98 Forum Exposes Struggling Industry -- Undefined Business Models, Unstable Core Prices Cited," EE Times, Issue 1000, March 30, 1998.
Robust FPGA Intellectual Property Protection Through Multiple.. - Lach, al. (1999) (4 citations) (Correct)
....reuse has been employed for years, the boundaries of these modules have recently moved inside IC packages. Reused modules include parameterized memory systems, I O channels, ALUs, and complete processor cores. Design reuse has led to the rise of Intellectual Property Protection (IPP) concerns [8]. IP modules are often designed by one company and sold in a non physical form (e.g. HDL, netlist, layout) to others, and therefore do not have a natural physical manifestation. The IP blocks are modular and are designed to be integrated within other systems, usually on the same chip. As a result ....
.... their devices, and they promise their customers that they will keep the bitstream specification confidential in order to raise the bar for reverse engineering [23] Ken Hodor, product marketing manager at Actel, claims that antifuse based FPGAs are by far the hardest device to reverse engineer [8]. The SRAM based Xilinx XC4000 devices follow a form of Pareto s rule: the first 80 of the configuration information can be determined relatively easily by inspection, the next 16 is much more difficult, etc. The irregular row and column pattern due to the hierarchical interconnect network ....
R. Goering, "IP98 Forum Exposes Struggling Industry -- Undefined Business Models, Unstable Core Prices Cited," EE Times, Issue 1000, March 30, 1998.
Robust FPGA Intellectual Property Protection Through.. - Lach, Mangione-Smith.. (1999) (4 citations) (Correct)
....reuse has been employed for years, the boundaries of these modules have recently moved inside IC packages. Reused modules include parameterized memory systems, I O channels, ALUs, and complete processor cores. Design reuse has led to the rise of Intellectual Property Protection (IPP) concerns [8]. IP modules are often designed by one company (e.g. Lexra, Altera, Xilinx, VA Research) and sold in a non physical form (e.g. HDL, netlist, layout) to others, and therefore do not have a natural physical manifestation. The IP blocks are modular and are designed to be integrated within other ....
....they will keep the bitstream specification confidential in order to raise the bar for reverse engineering [S. Trimberger, Xilinx Corporation, personal communication] Ken Hodor, product marketing manager at Actel, claims that antifusebased FPGAs are by far the hardest device to reverse engineer [8]. The SRAM based Xilinx XC4000 devices follow a form of Pareto s rule: the first 80 of the configuration information can be determined relatively easily by inspection, the next 16 is much more difficult, etc. The irregular row and column pattern due to the hierarchical interconnect network ....
R. Goering, "IP98 Forum Exposes Struggling Industry -- Undefined Business Models, Unstable Core Prices Cited," EE Times, Issue 1000, March 30, 1998.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC