MIPS32 Architecture for Programmers Volume IV-a: The MIPS16 Application Specific Extension to the MIPS32 Architecture, MIPS Technologies, Mar. 2001. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
Transistor Count and Chip-Space Estimation of.. - Steinhaus, Kolla, .. (2001) (1 citation) (Correct)
....the University of Wisconsin at Madison, is a collection of tools for the simulation of superscalar processors at an abstract level. We choose the sim outorder, the most detailed of the provided simulators, as the basis of our estimator. The base ISA version of sim outorder is based on the MIPS IV [16], but it is modi ed depending on the speci c research requirements yielding many di erent versions of sim outorder. Out of order execution is controlled by the Register Update Unit (RUU) 3] 20] Real processors that implement the MIPS ISA, e.g. the MIPS R10000 [23] and R12000, are ....
Price Charles MIPS IV Instruction Set, revision 3.1. MIPS Technologies, Inc., Mountain View, CA, January 1995.
An Adaptive Software Library for Fast Fourier Transforms - Mirkovic, Mahasoom (2000) (7 citations) (Correct)
....hardware platforms and environments that wehaveusedto test our library. 4.1 Target Hardware Architectures Wehaveevaluated the library for performance on the IBM SP2, SGI 2000, HP Exemplar and Intel Pentium systems. The SGI Origin 2000 at NCSA has 1528 MIPS R10000 64 bit processors [8] of which 760 operate at 195 MHz and the remaining operate at 250 MHz. We used the 250 MHz processors with the IRIX 6.5.1 operating system for our tests. The SGI R10000 processor supports four instructions per cycle, i.e. twointeger and two floating point instructions plus one load store per ....
MIPS R10000 Microprocessor. Users Manual.MIPS Technologies, Inc., 1996.
Recent Developments in the Design of Conventional.. - Preneel, Rijmen.. (1998) (10 citations) (Correct)
....word. Tuned to accelerate multimedia and communications software, these instructions can be found in an increasing number of general purpose processor architectures. Examples are Intel s MMX [64] UltraSPARC s VIS [86] PA RISC 2. 0 architecture s MAX [47] Alpha s MVI [77] and MIPS s MDMX [58]. MMH [33] is an example of a MAC taking advantage of this newly emerging technology (cf. x2.4) The problem of accessing slow memory becomes more and more important as the memory access time seems to decrease more slowly than the cycle time of the processors. This suggests that faster ....
"MIPS extension for digital media with 3D," MIPS Technologies, Inc., March 12, 1997.
Partitioning Variables across Register Windows to.. - Ravindran.. (2005) (Correct)
No context found.
MIPS32 Architecture for Programmers Volume IV-a: The MIPS16 Application Specific Extension to the MIPS32 Architecture, MIPS Technologies, Mar. 2001.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC