| T. S. Kawaf, D. J. Shakshober, and D. C. Stanley. Performance analysis using very large memory on the 64-bit AlphaServer system. Digital Technical Journal, 8(3):58-- 65, 1996. |
....pattern (Section 3.6.2) By doing so, SLE does not rely on the knowledge of locks and can use silent store pair predictors The simplicity and portability of test test set locks make them quite popular. Hardware architecture manuals recommend [28, 31, 54, 73] and database vendors are advised [83] to use these simple locks as portable locking mechanisms. The POSIX threads standard recommends synchronization be implemented in library calls such as pthread mutex lock( and these calls implement the test set or test test set locks. While test set based locks are quite popular and widely ....
Tareef S. Kawaf, D. John Shakshober, and David C. Stanley. Performance Analysis Using Very Large Memory on the 64-bit AlphaServer System. Digital Technical Journal, 8(3), 1996.
....the TEST TEST SET sequence is shown in Figure 2. While numerous lock constructs, both hardware and software, have been proposed, the simplicity and portability of TEST TEST SET locks make them quite popular. Hardware architecture manuals recommend [8, 10, 33, 18] and database vendors are advised [22] to use these simple locks as a portable locking mechanism (of course, a few other software primitives are also used when circumstances dictate their use) The POSIX threads standard recommends synchronization be implemented in library calls such as pthread mutex lock( and these calls implement ....
T.S. Kawaf, D.J. Shakshober, and D.C. Stanley. Performance Analysis Using Very Large Memory on the 64-bit AlphaServer System. Digital Technical Journal, 8(3), 1996.
....and Clapp [11] focused on the L2 cache behavior and scalability of the Sequent STiNG CCNUMA multiprocessor. Verghese, et al. 24] evaluated page migration and replication for CC NUMA architectures. Torrellas, et al. 19] used Oracle running TP1 to characterize OS cache activity. Kawaf, et al. [8] and Piantedosi, et al. 15] described optimizations for improving TPC C performance on Digital AlphaServers. 7 Conclusions This paper explored the behavior of database workloads on simultaneous multithreaded processors, concentrating in particular on the challenges presented to the memory ....
T. Kawaf, et al. Performance analysis using very large memory on the 64-bit AlphaServer system. Digital Technical Journal, 8(3):58--65, 1996.
.... along with academic research in this area, have been heavily influenced by popular scientific and engineering benchmarks such as SPLASH 2 [26] and STREAMS [13] with only a handful of published architectural studies that have in some way tried to address issues specific to commercial workloads [3, 7, 9, 12, 14, 16, 20, 21, 24]. The lack of architectural research on commercial applications is partly due to the fact that I O issues have been historically considered as the primary performance bottleneck for such workloads. However, innovations in disk subsystems (RAID arrays, use of non volatile memory) and software ....
T. Kawaf, D. J. Shakshober, and D. C. Stanley. Performance analysis using very large memory on the 64-bit AlphaServer system. Digital Technical Journal, 8(3):58--65, 1996.
No context found.
T. S. Kawaf, D. J. Shakshober, and D. C. Stanley. Performance analysis using very large memory on the 64-bit AlphaServer system. Digital Technical Journal, 8(3):58-- 65, 1996.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC