D. Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In Proc. of the 3rd IEEE Symposium on Field-Programmable Custom Computing Machines, pages 136--144, Apr. 1995.  Home/Search   Document Not in Database   Summary   Related Articles   Check

....Figure 7: Excerpted VHDL code for the while loop in figure 6. were augmented with a simple one hot state encoding, and a new variable is created to hold the next value of the state register after the transition. The allocation into states was follows Galloway s work on Transmogrifier C [Gal95] The initial state comprises the code prior to the loop header, another state indicates execution of the loop body, and a final state is reached on exit from the loop, for a total of three bits of state per loop. Loops can be nested to arbitrary depth. Multiple exit points for the loop are ....

....loop body, and a final state is reached on exit from the loop, for a total of three bits of state per loop. Loops can be nested to arbitrary depth. Multiple exit points for the loop are supported. The VHDL code output for the while loop in figure 6 is shown in figure 7. Galloway indicates in [Gal95] citing [BFS94] that, despite its simplicity, one hot encoding may be the best encoding to use on FPGAs. See also [POA96] who reference [Wak90] 5 HARDWARE DESIGN 9 Algorithm Keys tested s DES 90k RC5 150k TEA 357k Table 2: Representative algorithm speeds in software. Speeds are reported ....

David Galloway. The Transmogrifier C Hardware Description Language and compiler for FPGAs. In Proceedings, FCCM, pages 136--144, April 1995.

....as in our system but a board with processor and FPGAs. Therefore no operating system is required whereas the integration of the coprocessor into the operating system (UCS) is one of the main features of the system presented in this paper. The PRISM II system [6] and many other approaches [3] use the Xilinx XC4000 family FPGAs. Systems based on this chips always suffer from two disadvantages: reconfiguration is slow and data transfer has to be done via I O pins of the FPGA. With the XC6200 FPGAs used in the system presented here reconfiguration is very fast and all registers on the ....

D. Galloway: Transmogrifier C Hardware Description Language and Compiler for FPGAs. Proceedings of 3nd FCCM, Napa, April 1995

....excepting at points where we wait for the next clock tick. The external event clock synchronization should follow a clear timing model so that a programmer can easily understand and specify the clock cycle level behavior of a Java specification. We use a variant of a scheme first proposed in [12]: back edges in a control flow graph correspond to cycle boundaries. That is, any loop back to prior code will take one cycle. Looping constructs are the only place where these back edges will be found, and they will take one clock cycle for every loop iteration. Note that only backwards ....

D. Galloway. The Transmogrifier C hardware description language and compiler for FPGAs. In IEEE Symposium on FPGAs for Custom Computing Machines. Proceedings, pages 136--144, Apr. 1995.

....requirements of the designer, and perform an exploration of the design space to output the hardware which meets the designers specifications. Many researchers have focused on the use of general purpose languages as a target for hardware synthesis. C C is the most popular target language [1, 2, 3, 4, 5, 6]. Some other researchers have attempted to use Java as the target language too [7, 8, 9] We propose MATLAB to be a suitable design entry point because : 1) FPGA accelerators are very popular with the signal image processing community and MATLAB is very popular with this community as it is ....

D. Galloway The Transmogrifier C Hardware Description Language and Compiler for FPGAs, FCCM'95

....that would provide designers a higher level of abstraction enabling the next generation of complex applications of FPGAs with reduced time to market. Many researchers have focused on the use of general purpose languages as a target for hardware synthesis. C C is the most popular target language [19 24]. Some other researchers have attempted to use Java as the target language too [25 27] Our choice of the MATLAB language is guided by the following facts (1) MATLAB is extremely popular with the signal image processing community and is easier and more intuitive to use than C C (2) MATLAB has ....

D. Galloway The Transmogrifier C Hardware Description Language and Compiler for FPGAs, FCCM'95

....The two semantics differ primarily on how cyclic dependencies (i.e. loops) are handled. Translation of high level languages directly to hardware has long been a goal of researchers. Tanaka et al. constructed a system based on FOR TRAN [41] and Galloway s C based hardware description language [13] inspired a new interest in applying general purpose languages to the task. The recent general use of type safe object oriented languages has encour aged speculation that the more favorable analysis properties of these stricter languages would enable further advances in general use hardware ....

D. Galloway. The Transmogrifier C hardware description language and compiler for FPGAs. In IEEE Symposium on FPGAs for Custom Computing Machines. Proceedings, pages 136-144, Apr. 1995.

....The two semantics differ primarily on how cyclic dependencies (i.e. loops) are handled. Translation of high level languages directly to hardware has long been a goal of researchers. Tanaka et al. constructed a system based on FORTRAN [41] and Galloway s C based hardware description language [13] inspired a new interest in applying general purpose languages to the task. The recent general use of type safe object oriented languages has encouraged speculation that the more favorable analysis properties of these stricter languages would enable further advances in general use hardware ....

D. Galloway. The Transmogrifier C hardware description language and compiler for FPGAs. In IEEE Symposium on FPGAs for Custom Computing Machines. Proceedings, pages 136--144, Apr. 1995. 90

....large set of applications. The SPYDER work described in [6] uses extended C to generate processor configurations for a custom reconfigurable VLIW coprocessor. The C extensions were chosen to ensure that the resulting designs could be simulated using conventional C compilers. Transmogrifier C [5] is a C based FPGA compiler. It handles many C control constructs and does LUT packing and sharing to minimize the size of the resulting circuit. Pam BLOX [9] is a module generator library which works in conjunction with PamDC and includes generators for multiplication, CORDIC, counters, etc. ....

D. Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136--144, Napa, CA, April 1995.

....programming (e.g. MMX assembly, hardware description languages (HDL) logic schematic capture) is relatively small. Thus, there is continued interest in using high level, word model programming even for custom logic. Recent examples for reconfigurable hardware include PRISC [39] Transmogrifier C [14], NAPA C [15] 16] and C for Garp [7] This project seeks to quantify the bit level computational waste inherent in word based architectures. We propose models of bit level constancy and lexical binding times that can be used to gauge the overall opportunity for bit level specialization of ....

David Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In Proc. IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '95), pages 136--144, Los Alamitos, California, April 19--21, 1995.

....Chapter 7 provides a summary of the thesis and points towards future areas of interest. Chapter 2 Related Work Most of the related work has been in synthesizing hardware from algorithmic descriptions written in the C C language. Earlier efforts include the Transmogrifier C compiler [24] that took a simple subset of C without floating point operations, multiplications or divisions and produced code that could be synthesized to Xilinx netlists. Users could specify parallelism by writing separate programs. The Prism II compiler [23] was based on a gcc frontend. It produced VHDL ....

David Galloway, The Transmogrifier C Hardware Description Language and Compiler for FPGAs, FCCM'95.

....compiler [11] Guccione adopts data parallel C vector operations on data streams to describe pipelined circuits [12] 13] However, this method requires the user to learn a new programming language which is only used for the hardware part of an application. The same is true for Transmogri er C [14], a research compiler allowing only task level parallelism. Hardware programming systems based on Communicating Sequential Processes like OCCAM [15] and Handel C [16] are suitable for control intensive applications. However, the user has to specify parallel operations explicitly. As for ....

....with pipelining (cf. the PISYN system [18, ch. 3] For instance, an adder and a subtractor with the same inputs can be replaced by a combined adder subtractor if their outputs are not required concurrently. Our data ow graph generation is similar to the method used in the Transmogri er C compiler [14], but our method avoids unnecessary memory accesses: when an input value remains unchanged in one branch of a conditional statement, we do not read the old value in and write the unchanged value back. Instead, write enable signals are generated for the RAM accesses to write values only if the ....

D. Galloway, \The transmogrier C hardware description language and compiler for FPGAs," in Proc. FPGAs for Custom Computing Machines. 1995, pp. 136-144, IEEE Computer Society Press.

....frameworks, designers of behavioral descriptions still need to manage the interactions between concurrent computations explicitly. In reconfigurable computing, both sequential and parallel programming paradigms have been used to capture functionalities for hardware implementation. Transmagrifier C [6] and HardwareC [16] are specification languages based on C syntax plus additional constructs to convey hardware related information such as clocking. Sequential C and Fortran programs have been automatically parallelized to target an array of configurable structures [3] Data parallel C languages ....

D. Galloway. The Transmogrifier C hardware description language and compiler for FPGAs. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'95), Napa Valley, CA, April 1995.

....flowgraph generation First, we apply compiler optimizations as constant propagation and common subexpression elimination [1] to the loop body. This reduces the pipeline size. Then we analyze the loop body as if it was executed only once. A method similar to the transmogrifier C compiler tmcc [4] is used. It analyzes the dependencies of the statements and creates a purely combinational, acyclic flowgraph. 2 Conditional statements (the only control construct allowed in the normal form) are implemented by multiplexers, and array accesses are treated in the same way as scalar variables. ....

D. Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In P. Athanas and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136--144, Napa, CA, April 1995.

....specifying a component by its input output behavior without implementation or structural details. In industry, such descriptions are given typically in a sequential language like the behavioral portion of Verilog. Another approach is to extend or adapt a popular software language. Transmorgafier C[Galloway, 1995] and HardwareC[HardwareC, 1990] compile hardware from a source language based on C. In these systems, some constructs in C are overloaded to convey hardware related information such as clocking and registered storage. In the Programmable Active Memory (PAM) project, Vuillemin, et al. synthesize ....

Galloway, D. (1995). The Transmogrifier C hardware description language and compiler for FPGAs. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136--144, Napa Valley, CA. Hardware Synthesis from Term Rewriting Systems 25

....applications are described in either a HDL (such as VHDL) C, or C , and then compiled or synthesized into a bitstream configuration for the FPGAs on the RC system. Some examples include the Anyboard [17] BORG [11] 12] PRISM [3] 63] the Virtual Computer (P4 and EVC1) 9] Transmogrifier [23], ENABLE [35] and RACE [57] 1.2.2 Emulation Currently, the most marketable form of RC is hardware emulation. Hardware emulation can also be referred to as rapid prototyping. Whether designing custom ASICs or computers at a system level, hardware emulation helps in finding bugs and errors in ....

....a hardware design into multiple stages or time slices, can help overcome some of the RC s hardware limitations. Lastly, designing hardware applications often requires some sort of hardware knowledge and experience that an average software programmer may not have. Some systems like Transmogrifier[23], PRISM[3] and RACE[57] have developed CAE systems using compilers or hardware libraries to make reconfigurable computing usable for any type of computer user. Some of these issues are again addressed in Chapter 4. 1.5 Thesis Organization The rest of this thesis is organized as follows. Chapter ....

[Article contains additional citation context not shown here]

D. Galloway. The Transmogrifier C Hardware Description Language and Compiler for FPGAs. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136--144, Napa, CA, April 1995.

....In perl1DC s structural framework, clocking is specified by connecting the appropriate net to the clock input of the register primitive. In contrast, other behavioral based frameworks in this category has had to rely on ad hoc rules to place implicit clock edges at procedure and or loop boundaries[11, 22]. 3.2 Relevance to RC The choice to use the C syntax for the design entry provided nothing more than syntactic sugar on top of conventional HDLs. The real value added from perl1DC is the level of abstraction provided over hardware details. Novice users can work entirely within the abstraction ....

D. Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136--144, Napa, CA, April 1995.

No context found.

D. Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In Proc. of the 3rd IEEE Symposium on Field-Programmable Custom Computing Machines, pages 136--144, Apr. 1995.

No context found.

D. Galloway. The Transmogrifier C hardware description language and compiler for FPGAs. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'95), Napa Valley, CA, April 1995.

No context found.

D. Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In D. A. Buell and K. L. Pocek, editors, FCCM, pages 136--144, April 1995.

No context found.

D. Galloway. The transmogrifier c hardware description language and compiler for fpgas. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136-- 144, April 1995.

No context found.

D. Galloway. The transmogrifier c hardware description language and compiler for fpgas. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136--144, April 1995.

No context found.

David Galloway. The Transmogrifier C Hardware Description Language and Compiler for FPGAs. Proc. IEEE Symp. FPGAs for Custom Computing Machines, 1995.

No context found.

D. Galloway. The transmogrifier c hardware description language and compiler for fpgas. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136--144, April 1995.

No context found.

D. Galloway. The Transmogri er C hardware description language and compiler for FPGAs. In IEEE Symposium on FPGAs for Custom Computing Machines. Proceedings, pages 136-144, Apr. 1995. 90

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC