E. Sternheim, R. Singh, R. Madhavan, Y. Trivedi, "Digital Design and Synthesis with Verilog HDL", Automata Publishing Company, 1993, ISBN 0-9627488-2-X. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
High-Level Synthesis of Control and Memory Intensive Applications - Ellervee (2000) (Correct)
....from SDL to IRSYD are under development in Department of Computer Engineering at Tallinn Technical University, Estonia, and in Electronic System Design Laboratory at Royal Institute of Technology, Sweden, repetitively. 12 The second component tool generates RT Level VHDL ( KuAb95] or Verilog ( SSM93] for Logic Level synthesis tools. Synthesis scripts in dc shell can be generated optionally for Synopsys Design Compiler ( Syn92b] Different styles, selectable by options, target better exploitation of back end synthesis tools. The component tools, which work only with IRSYD, are as follows: ....
E. Sternheim, R. Singh, R. Madhavan, Y. Trivedi, "Digital Design and Synthesis with Verilog HDL", Automata Publishing Company, 1993, ISBN 0-9627488-2-X.
Hardware Software Synthesis of Formal Specifications.. - Carchiolo, Malgeri.. (Correct)
....other things) the hierarchical decomposition of the specification, the specification of time constraints and concurrency [Drusinski and Har el 1989] Finally, several high level textual languages have been used in CoDesign, e.g. C x [Ernst and J. 1993a] Hardware C [Ku and Micheli 1990] Verilog [Sternheim et al. 1993], and Promela [Wenban et al. 1993] The second step consists of the validation of the specification; simulation is still the most widely used approach. Many tecniques have been proposed in literature; they differ in their method of coupling hardware and software components. For example, in [Gupta ....
Sternheim, E., Singh, R., Madhaven, R., and Trivedi, Y. 1993. Digital Design and Synthesis with Verilog HDL. Automata Publishing Company.
Signed Binary Addition Circuitry with Inherent Even Parity Outputs - Thornton (1997) (Correct)
....7, JULY 1997 J: PRODUCTION TC 2 INPROD 104707 104707 1. DOC correspondence 97.dot KSM 19,968 03 31 97 9:06 AM 6 6 augend signed digits) and four outputs (two final sum digits) Using the above equations, a description of the circuit was written using the Verilog hardware description language [15] and verified for all possible 2 16 input combinations. In addition to verifying the functionality of the EPAC, the Verilog code was also used to generate an espresso PLA file. The espresso program [2] minimized the file with the resulting PLA requiring 506 product terms. Also, each ....
E. Sternheim, R. Singh, R. Madhavan, and Y. Trivedi, Digital Design and Synthesis with Verilog HDL. San Jose, Calif.: Automata Publishing, 1993.
A Generic Scheme for Communication Representation and.. - Meincke, Jantsch.. (1999) (Correct)
....remote RemProc Process 2 Function Process procedure RemProc RemProc( RemProc RemProc( Process 1 SDL IRSYD 6 4.3. Verilog Verilog, like VHDL, does not have special communications constructs though additionally a special data type, event, can be used for inter process communication [11]. The ports and signal are converted like in VHDL except that attribute are referring onto Verilog. Events are mapped onto signals of boolean type and associated with corresponding IRSYD events. 5. Conclusions We have presented a generic scheme enabling the conversion of deliberate communication ....
E. Sternheim, R. Singh, R. Madhavan, Y. Trivedi, "Digital Design and Synthesis with Verilog HDL", Automata Publishing Company, 1993.
The Semantic Challenge of Verilog HDL - Gordon (1995) (22 citations) (Correct)
....1 , jn fire. wait e If e is true then the thread remains enabled; if it is false then a guard is created that will fire whenever e becomes true. 4.3 Warning The semantics of V is intended to be a prototype for a semantics of Verilog. It is based on a careful reading of various sources [8, 12, 13, 14] and experiments with the Veriwell [15] and Viper free [16] simulators. I hope to validate the semantics with a combination of review by Verilog experts (I am not one) and formalisation experiments, but until this is done the reader is warned not to place too much trust in the details. Already ....
E. Sternheim, R. Singh, Y. Trivedi, R. Madhavan & W. Stapleton, Digital Design And Synthesis with Verilog HDL, Automata Publishing Company, 1072 S. Saratoga-Sunnyvale Rd., San Jose, CA 95129, ISBN 0-9627488-2-X, email: help@apco.com.
CSCI 320 Computer Architecture Handbook on Verilog HDL - Hyde (1997) (1 citation) (Correct)
No context found.
Sternheim, E. , R. Singh, Y. Trivedi, R. Madhaven and W. Stapleton, Digital Design and Synthesis with Verilog HDL, published by Automata Publishing Co., Cupertino, CA, 1993, ISBN 0-9627488-2-X, $65.
Synthesis Of The Kestrel Multiscalar Processor - Padmaja Nandula (1998) (Correct)
No context found.
E. Sternheim and R. Singh, Digital Design and Synthesis with Verilog HDL. San Jose, CA, USA: Automata Publishing Company, 1993.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC