Tainan, TW Patterson, D. and J. L. Hennessy (1994). Computer Organization and Design. The Hardware/ Software Interface. Morgan Kaufmann. San Mateo.  Home/Search   Document Not in Database   Summary   Related Articles   Check

....can be pipelined or performed in parallel. We make simplifying assumptions about technology evolution. As link speeds increase, so must the electronics. Therefore we assume that SRAM speeds keep pace with link capacities. We also assume that the speed of DRAM does not improve significantly ([18] states that DRAM speeds improve only at 9 per year while clock rates improve at 40 per year) We assume the following configurations for the three algorithms. Our algorithms preserve entries. For multistage filters we introduce a new parameter expressing how many times larger a flow of ....

D. Patterson and J. Hennessy. Computer Organization and Design, page 619. Morgan Kaufmann, second edition, 1998.

....work for multiprocessor systems organized around a bus. In this approach, each processor continuously scrutinizes the bus to be aware of bus transactions (e.g. read and write commands) issued by other processors. Most commercial systems rely on the Mesi cache coherency protocol (see, e.g. PH97, chapter 9] which is used in Intel s Pentium Pro and Ibm s PowerPC microprocessors notably. The Mesi protocol implements a rened form of mutual readers writers exclusion algorithm: multiple processors are allowed to store in their caches local copies of memory RR n# 0123456789 6 Garavel, Viho ....

David A. Patterson and John L. Hennessy. Computer Organization and Design. Morgan Kaufmann Publishers, 2nd edition, 1997.

.... Numerical Analysis (1) ffi Operations Research: Scheduling Allocation (1) ffi Optimization Control Theory (1) ffi Physics [38] 3) ffi Chemistry (1) Computer Engineering: ffi Switching Theory Circuits (1) ffi Digital Electronics (1) ffi Computer Architecture Machine Organization [96] (1) ffi Data Tele Communication (1) Theoretical Computer Science: ffi Computability and Complexity Theory [70] 1) ffi Syntax: Automata Theory and Formal Languages [62] 1) ffl Semantics: Denotational, Axiomatic, Operational [103, 91, 59, 87, 115] 1) ffi Type Theory [44] 1) Programming ....

D. A. Patterson and J. L. Hennessy. Computer Organization and Design. The Hardware /Software Interface, 2nd edition. Morgan Kaufmann, 1998.

....which extracts instructions from memory and decodes and executes them, calling on the ALU when necessary. The ALU is that part of the computer that actually performs arithmetic and logical operations, such as addition, multiplication, and comparison, on operands in the computer instruction words [HAY98, PAT97]. Typically, the ALU has direct I O access to the processor controller, main memory, and input output devices, where connectivity is provided by buses. The input consists of an instruction word that contains an operation code, one or more operands, and an optional format code. The operation code ....

David A.Patterson and John L. Hennessy, Computer Organization and Design, the Hardware/Software Interface, Second Edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, 1997.

....different technology processes. Microprocessor fabrication lines are usually optimized to yield fast logic, whereas DRAM processes are designed to reduce leakage current and increase cell density. This has resulted in a processor memory performance gap that increases by more than 50 every year [2]. While a number of solutions, such as sophisticated cache schemes and pipelined processors, have been used to correct this gap, these have not been totally effective and the processor memory performance gap continues to be a major obstacle to improved computer system performance. In the ....

....in order to reduce leakage current. This increases the density of the DRAM, and also reduces its refresh rate. Because of these differences in processes, microprocessor performance has been improving at a rate of 60 per year, while DRAM access time has been improving at less than 10 a year [2]. This widening performance gap between the processor and the memory is now the major obstacle to improved computer system performance. Using sophisticated multi level caches has only partially solved the problem since these caches increase memory latency and also do little to increase memory ....

[Article contains additional citation context not shown here]

J. L. Hennessy and D. A. Patterson, Computer Organization and Design, Second Edition, Morgan Kaufmann Publishers, San Francisco, 1997.

....speed independent techniques in mind. Keywords: action systems, refinement, microprocessors, pipelines, asynchronous circuits TUCS Research Group Programming Methodology Research Group 1 Introduction The design of pipelines is an important and complicated basic activity in hardware design [17, 14]. We show how the action systems framework combined with the refinement calculus is used to design an asynchronous pipelined microprocessor. Action systems have proved to be very suited to the design of parallel and distributed systems [2, 4, 3] They are similar to the UNITY programs [6] which ....

D. A. Patterson and J. L. Hennessy. Computer Organization and Design. The Hardware/Software Interface. Morgan Kaufmann Publishers, 1994.

....the resulting program is very small, but the program has the drawback of being large in size. In practice for such large programs memory bandwidth becomes a problem. An access to memory can take many clock cycles if the requested item resides in a level of the memory hierarchy which is very slow [6, 5]. Therefore in our approach to functional simulation a central problem is to minimize the amount of memory needed and to optimize memory traffic. In this paper we investigate how the drawback of large simulation programs can be avoided, if we allow the number of operations of the simulator to ....

D.A. Patterson and J.L. Hennessy. Computer Organization and Design. The Hardware /Software Interface. Morgan Kaufman Publishers - CA, 1994.

....these algorithms map naturally onto the SingleInstruction stream and Multiple Data stream (SIMD) architecture. It has also been reported that the processor speed increases 60 while memory speed increases only 7 every year [Patterson96] and the memory capacity is quadrupled every three year [Hennessy94]. The growing processor memory bandwidth gap cannot be ignored as it results in a loss of performance. To narrow the processor memory gap, the usual approach at the system level is to use large caches. At the chip level, however, one approach is to embed memory modules in Application Specific ....

J. Hennessy and D. Patterson, Computer Organization and Design, Morgan Kaufmann Publisher, 1994.

....the resulting program is very small, but the program has the drawback of being large in size. In practice for such large programs memory bandwidth becomes a problem. An access to memory can take many clock cycles if the requested item resides in a level of the memory hierarchy which is very slow [6, 5]. Therefore in our approach to functional simulation a central problem is to minimize the amount of memory needed and to optimize memory traffic. In this paper we investigate how the drawback of large simulation programs can be avoided, if we allow the number of operations of the simulator to ....

D.A. Patterson and J.L. Hennessy. Computer Organization and Design. The Hardware /Software Interface. Morgan Kaufman Publishers - CA, 1994.

No context found.

J.L. Hennessy and D.A. Patterson, Computer Organization and Design, 2nd ed., Morgan Kaufmann Publishers, San Francisco, 1997.

....multiplex the addresses to the DRAM, the time to turn around the bidirectional data bus, the overhead of the memory controller, the latency of the SIMM connectors, and the time to drive the DRAM pins first with the address and then with the return data. FIGURE 1. Processor Memory Performance Gap. [Hen96]. 1 10 100 1000 1980 1981 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 DRAM CPU 1982 Processor Memory Performance Gap 3 A Case for Intelligent RAM: IRAM (To appear in IEEE Micro, April 1997) Despite huge on and off chip caches and very ....

Hennessy, J.L.; Patterson, D.A. Computer Organization and Design, 2nd ed. San Francisco: Morgan Kaufmann Publishers, 1997.

No context found.

Tainan, TW Patterson, D. and J. L. Hennessy (1994). Computer Organization and Design. The Hardware/ Software Interface. Morgan Kaufmann. San Mateo.

No context found.

David Patterson A. & John Hennessy L. Computer organization and design, the hardware/software interface, second edition. Morgan-Kaufmann, San Francisco, California, 1998. ISBN 155860 -491-X.

No context found.

D. A. Patterson and J. L. Hennessy, Computer Organization and Design. San Francisco: Morgan Kaufmann, 2 ed., 1998.

No context found.

David A. Patterson and John L. Hennessy, Computer Organization and Design, second edition, Morgan Kaufman, 1998.

No context found.

D. A. Patterson, J. Hennessy, Computer Organization and Design, The Hardware/Software Interface, Morgan Kaufmann Publishers, 1998 35

No context found.

D. Patterson and J. L. Hennessy. Computer Organization and Design. The Hardware/Software Interface. Morgan Kaufmann. San Mateo, 1994.

No context found.

J. Hennessy and D. Patterson, Computer Organization and Design, Morgan Kaufmann, San Francisco, 1998.

No context found.

J. L. Hennessy, D. A. Patterson, Computer Organization and Design, The Hardware /Software Interface, Morgan, Kaufmann, 1998.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC