M. R. Greenstreet. Implementing a STARI chip. In Proceedings of the 1995.  Home/Search   Document Details and Download   Summary   Related Articles   Check

....BAP and POSet al..gorithms for various stages of STARI bu#ers. A STARI bu#er enables communication between 2 synchronous systems operating at the same clock frequency but with each system seeing some di#erent amount of clock skew; thus, the 2 systems are out of phase with respect to one another [26]. In timed COSPAN, it is reported that a 3 stage gate level STARI bu#er ran out of memory during state space exploration [15] Work in [27] however, is able to verify an abstract model of an 8 stage STARI in 1.67 hours. Fig.3 shows that a 3 stage gatelevel STARI bu#er is analyzed in 0.04 seconds ....

Mark R. Greenstreet. Implementing a STARI chip. In Proc. of International Conf. Computer Design (ICCD), pages 38--43. IEEE Computer Society Press, 1995.

....of which is used by Sun Microsystems in a commercial application [14, 15] Consider the block diagram of a STARI FIFO with two stages in Fig. 2.13. The STARI FIFO enables communication between two circuits that are operating at the same clock frequency but are out of phase due to clock skew [16, 17]. Clock skew can cause it to appear that one of the circuits operates faster than the other. The STARI protocol puts more data in the FIFO when the transmitter works faster than the receiver and supplies data from the FIFO to the receiver when the receiver works faster. The STARI FIFO is a common ....

....regardless of their causal relation. Consider again the STARI FIFO from Section 2.3.3 in Chapter 2 and for convenience, shown here again in Fig. 3.1. The STARI FIFO enables communication between two circuits that are operating at the same clock frequency but are out of phase due to clock skew [16, 17]. There are two properties that need to hold in a correct STARI FIFO: first, each data value output by the transmitter must be inserted into the FIFO before the transmitter sends another data value; and second, a new data value must be output by the FIFO before each acknowledgment from the ....

[Article contains additional citation context not shown here]

M. R. Greenstreet, "Implementing a STARI chip," in Proc. International Conf. Computer Design (ICCD), pp. 38--43, IEEE Computer Society Press, 1995.

....resolution by default. Consider now the choice construct in Fig. 2(b) In this construct, both t 1 and t 3 are again enabled, only this time the firing of t 3 can never happen at the latest firing time of its rule. This is because t 1 is forced to fire before its rule expires, and t 2 p [6, 9] [10, 15] p [6, 9] 9, 15] Fig. 2. A timing that allows (a) only t 1 to fire and (b) both t 1 and t 3 to fire. the Lft(t 1 ) Lft(t 3 ) In this case, set max separations(t 2 , t 3 , Z) will allow t 3 to fire at its latest firing time; thus, it is conservative. Invalid causal assignments are ....

....this modular synthesis approach. A control circuit for a pipeline is an example of a design that can be easily modified to create larger sets of TSCSs. Results from three such examples are shown in Table 1. The fifoN example is a fifo from SUN [20] The stari example is another fifo described in [10]. Finally, the isp examples are interlocked synchronous pipelines from IBM [14] Table 1 compares flat synthesis and modular synthesis times. The States column is the number of unique Boolean states found by the BAP algorithm followed by the number of TSCs in parentheses. The BAP column is the ....

Greenstreet, M. R., Implementing a STARI chip, Proc. International Conf. Computer Design (1995), 38--43.

....are shown in Section 6, and conclusions are presented in Section 7. Related Work. A number of papers propose FIFO s and components to handle timing discrepancies between subsystems. Some designs are limited to handling single clock systems. These approaches have been proposed to handle clock skew [10, 11], drift and jitter [10] and very long interconnect penalties [2] Several designs have also been proposed to handle mixed timing domains. One category of approaches attempts to synchronize data items and or control signals with the receiver, without interfering with its clock ( 12, 13] In ....

M. R. Greenstreet, "Implementing a STARI Chip", ICCD'95, pp. 38-43.

....BAP and POSet al..gorithms for various stages of STARI bu#ers. A STARI bu#er enables communication between 2 synchronous systems operating at the same clock frequency, but with each system seeing some different amount of clock skew. Thus, the 2 systems are out of phase with respect to one another [25]. In timed COSPAN [16] it has been reported [26] that a 3 stage gate level STARI bu#er ran out of memory during state space exploration. Tasiran was able to verify an abstract model of an 8 stage STARI in 1.67 hours. Figure 2 shows that a 3 stage gate level STARI bu#er is analyzed in 0.04 seconds ....

Mark R. Greenstreet. Implementing a STARI chip. In Proc. of International Conf. Computer Design (ICCD), pages 38-- 43. IEEE Computer Society Press, 1995.

.... it easier to deal with interconnecting a variety of different clock frequencies, without worrying about synchronization problems, differences in clock phases and frequencies, and clock skew [48] Hence, new opportunities will arise for asynchronous interconnect structures and protocols [49] 50] [51]. Once asynchronous on chip interconnect structures are accepted, the threshold to introduce asynchronous clients to these interconnects is lowered as well. Also, mixed synchronous asynchronous circuits hold promise [52] 53] and [26, in this issue] VI. Tools, libraries, and testability For a ....

M. Greenstreet, "Implementing a STARI chip," in Proceedings of the IEEE International Conference on Computer Design. October 1995, pp. 38--43, IEEE Computer Society Press.

....between the synchronous modules and the FIFO are pausible clocking control (PCC) circuits, i.e. the handshaking signals from the FIFO are sampled by the pausible clock of each synchronous module. Although selftimed FIFOs have been used for communication between synchronous modules elsewhere [6], they have not been utilized in communication between synchronous modules operating independently at different clock frequencies. In order to validate this scheme, we implemented a test bed consisting of two synchronous modules with pausible clocking control and an asynchronous FIFO on a MOSIS ....

Mark R. Greenstreet. Implementing a STARI chip. In Proc. International Conf. Computer Design (ICCD), pages 38--43. IEEE Computer Society Press, October 1995.

No context found.

M. R. Greenstreet. Implementing a STARI chip. In Proceedings of the 1995.

No context found.

M. Greenstreet. "Implementing a STARI Chip". Proceedings of the 1995 IEEE International Conference on Computer Design, pp. 38-43.

No context found.

Mark R. Greenstreet. Implementing a STARI chip. In Proc. International Conf. Computer Design (ICCD), pages 38{ 43. IEEE Computer Society Press, 1995.

No context found.

Mark R. Greenstreet. Implementing a STARI chip. In Proc. International Conf. Computer Design (ICCD), pages 38-43. IEEE Computer Society Press, 1995.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC