Robert P. Colwell and Randy L. Steck. A 0.6m BiCMOS Processor with Dynamic Execution. IEEE International Solid State Circuits Conference, pp. 176--177,361, San Francisco, CA February 15--17 1995.  Home/Search   Document Not in Database   Summary   Related Articles   Check

....deeper, so branch prediction started to be a common feature. Late 1990s: The late 1990s are marked by very complex processors. Some good examples of the processors from this time period are the MIPS R10000 [Y96] the DEC ALPHA 21264 [GAB 97] the Sun UltraSPARC [CDd 95] and the Intel PentiumPro [CS95]. The pipelines are all multiple issue, processors issue 2 4 instructions per cycle, and the memory systems are all tightly integrated into the core pipeline. Many processor designs started to use out of order issue, which is a technique that hides latency by allowing instructions later in the ....

R.P. Colwell and R.L. Steck. A 0.6mu m BiCMOS processor with dynamic execution. In Proceedings of the 1995 IEEE International Solid-State Circuits Conference, pp. 176-177, February 1995.

....an average of 14 faster than superchip based multiprocessors. Overall, SMT based multiprocessors are the most cost effective organization to run parallel applications. 1 Introduction Aggressive superscalar processors can currently issue up to four instructions per cycle [ERPR95, LTT95, MIP94, CS95] and will soon be able to issue eight instructions or more. Unfortunately, the performance of these processors is often severely curtailed due to two factors: insufficient instruction level parallelism (ILP) extracted by the compiler and frequent processor stall due to long latency memory ....

R. Colwell and R. Steck. A 0.6m BiCMOS processor with dynamic execution. In ISSCC Proceedings, 1995.

....a single cycle, has become the norm for today s high performance microprocessors. The issue rate of these microprocessors has continued to increase over the past few years, with today s high performance superscalar processors such as the Compaq Alpha 21264 [4] IBM PowerPC [16] Intel Pentium Pro [3] or MIPS R10000 [19] able to issue up to four instructions per cycle. Most of these processors have special hardware that allows them to dynamically identify independent instructions that can be issued in the same cycle. Typically, this involves maintaining a pool of instructions in a large ....

R. Colwell and R. Steck. A 0.6m BiCMOS Processor with Dynamic Execution. In ISSCC Proceedings, 1995.

....more than one instruction to be issued in a single cycle, have become the norm for today s high performance microprocessors. The issue rate has continued to increase over the past few years with today s high performance superscalar processors such as the Alpha 21164 [19] PowerPC [42] Pentium Pro [12] or R10000 [50] able to issue up to four instructions per cycle. Most of these processors have additional hardware that allow them to identify independent instructions that can be issued in the same cycle. Typically, this involves maintaining a pool of instructions in a large associative window ....

R. Colwell and R. Steck. A 0.6m BiCMOS Processor with Dynamic Execution. In ISSCC Proceedings, 1995.

....on simulations a performance gain of 20 55 due to multithreading was achieved across a range of benchmarks. The project runs at the University of California at Irvine. 5 Coming: Micro dataAEow and nanothreading The latest generation of microprocessors as exempli ed by the Intel PentiumPro [48], MIPS R10000 [231] and HP PA 8000 [149] displays an out of order dynamic execution that is referred to as local dataAEow or micro dataAEow by microprocessor researchers. In the rst paper on the PentiumPro, the instruction pipeline is described as [48] iThe AEow of the Intel Architecture ....

.... as exempli ed by the Intel PentiumPro [48] MIPS R10000 [231] and HP PA 8000 [149] displays an out of order dynamic execution that is referred to as local dataAEow or micro dataAEow by microprocessor researchers. In the rst paper on the PentiumPro, the instruction pipeline is described as [48]: iThe AEow of the Intel Architecture instructions is predicted and these instructions are decoded into micro operations (micro ops) or series of micro ops, and these microops are register renamed, placed into an out of order speculative pool of pending operations, executed in dataAEow order ....

R.P. Colwell and R.L. Steck, A 0.6 Żm BiCMOS processor with dynamic execution, in Proc. Intl. Solid State Circuits Conf., Feb. 1995.

....of VLSI technology have not yet been reached. Several vendors are predicting the realization of 100 Million and 1 Billion transistor logic chips in the near future. How best to employ these transistors 1 The data for this graph comes from a wide range of sources [2] 4] 8] 11] 13] 16] 18] [19] [29] 30] 33] 32] 39] 41] 42] 45] 49] 46] 47] 52] 51] 55] 60] 73] 74] 76] 75] Processor Trends 1979 1997 0.00E 00 1.00E 09 2.00E 09 3.00E 09 4.00E 09 5.00E 09 6.00E 09 7.00E 09 8.00E 09 9.00E 09 1.00E 10 MOT 68000 Hitachi Matsushita i486DX2 MIPS 4600 MIPS 4400SC HP 7200 TI ....

....random control logic. 3.2.2 Contemporary Microprocessors A broad search of available literature was performed to identify the layout characteristics of a wide range of microprocessors 1 reported between 1995 and 1997. 1 Sources for the resulting data include: 2] 11] 13] 16] 18] [19] [29] 39] 41] 42] 53] 75] Component Area ( 2 ) Area (mm 2 ) of Chip CLUSTERS 2531.8 M 158.24 47.6 MEMORY 589.8 M 36.86 11.0 NETWORK 371.4 M 23.21 6.9 Local TLB 69.4 M 4.34 1.3 Global TLB 23.8 M 1.49 0.4 I O Pads 425.6 M 26.60 8.0 I O CORE CHANNEL 116.8 M 7.30 2.2 External Memory ....

Colwell, R. P., and Steck, R. L. A 0.6Żm BiCMOS processor with Dynamic Execution. In ISSCC'95 Digest of Technical Papers (1995), IEEE, pp. 176-- 177.

No context found.

Robert P. Colwell and Randy L. Steck. A 0.6m BiCMOS Processor with Dynamic Execution. IEEE International Solid State Circuits Conference, pp. 176--177,361, San Francisco, CA February 15--17 1995.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC