A. T. Ferrucci, ACME: A Field Programmable Gate Array Implementation of a SelfAdapting and Scalable Connectionist Network. University of California, Santa Cruz, March 1994. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
A Reconfigurable Hardware Accelerator for Back-Propagation.. - Martin (1994) (2 citations) (Correct)
....1 1. Introduction This thesis describes the realization of the prototype of a reconfigurable hardware accelerator. The accelerator emulates back propagation connectionist classifiers. The prototype is called ACME, for Adaptive Connectionist Model Emulator, and has been jointly developed with [2]. The design and implementation of the basic units of ACME (neurons) can be found in [2] This thesis focuses on the hardware environment that supports the neurons. The contribution of our joint work is the realization of a system which enables the back propagation training stage of the neural ....
....hardware accelerator. The accelerator emulates back propagation connectionist classifiers. The prototype is called ACME, for Adaptive Connectionist Model Emulator, and has been jointly developed with [2] The design and implementation of the basic units of ACME (neurons) can be found in [2]. This thesis focuses on the hardware environment that supports the neurons. The contribution of our joint work is the realization of a system which enables the back propagation training stage of the neural network to be performed in hardware. The main contribution of this thesis is the design ....
[Article contains additional citation context not shown here]
A. T. Ferrucci, ACME: A Field Programmable Gate Array Implementation of a SelfAdapting and Scalable Connectionist Network. University of California, Santa Cruz, March 1994.
High-Performance Bit-Serial Datapath Implementation for.. - Isshiki (1996) (1 citation) (Correct)
....fast digital neural network called GANGLION using Xilinx FPGA chips. Because of its extremely high performance (4.48 billion interconnections per second, 20 million decision per second) their work has triggered many other researches on digital neural networks using field programmable devices. [37][35] 6] Digital neural networks, also referred to as connectionist classifiers, are parameterized devices implemented by scalers, accumulators and sigmoid function generators which group objects into one out of a set of predefined categories or classes. The objects are all described and ....
Aaron T. Ferrucci, "ACME: A Field-Programmable Gate Array Implementation of a Self-Adapting and Scalable Connectionist Network," Master's Thesis, UC Santa Cruz, 1994.
Logic Partition Orderings for Multi-FPGA Systems - Hauck, Borriello (1995) (4 citations) (Correct)
No context found.
A. Ferrucci, M. Martin, T. Geocaris, M. Schlag, P. K. Chan, "ACME: A Field-Programmable Gate Array Implementation of a Self-Adapting and Scalable Connectionist Network", FPGA'94, 1994.
Logic Partition Orderings for Multi-FPGA Systems - Hauck, Borriello (1995) (4 citations) (Correct)
No context found.
A. Ferrucci, M. Martin, T. Geocaris, M. Schlag, P. K. Chan, "ACME: A Field-Programmable Gate Array Implementation of a Self-Adapting and Scalable Connectionist Network", 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, 1994.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC