13 citations found. Retrieving documents...
Ricky Butler and Ben Di Vito. Formal design and verification of a reliable computing platform for real-time control (phase 2 results). Technical Report NASA/TM-104196, NASA Langley Research Center, January 1992.

 Home/Search   Document Details and Download   Summary   Related Articles   Check  

This paper is cited in the following contexts:
A Model of Cooperative Noninterference for Integrated Modular.. - Di (1999)   (6 citations)  (Correct)

....likewise could be used to capture exemptions. Instead, the modeling approach we have pursued takes the essence of these noninterference concepts and embeds them in a somewhat modified framework. 3. 3 Modeling Partitioning Drawing on LaRC s work with the Reliable Computing Platform (RCP) [3], our modeling approach resembles the similar technique of comparison against a gold standard. In RCP, a comparison between a distributed implementation and a singleprocessor implementation was used to formalize a notion of fault tolerance. In an analogous way, we use a comparison between a ....

Ricky W. Butler, Ben L. Di Vito, and C. Michael Holloway. Formal design and verification of a reliable computing platform for real-time control (Phase 3 results). NASA Technical Memorandum 109140, August 1994. Earlier reports are numbered 102716 and 104196.


Systematic Formal Verification for Fault-Tolerant Time-Triggered.. - Rushby (1997)   (19 citations)  (Correct)

.... The proof identifies necessary timing constraints and is independent of the particular algorithm concerned; it provides a more general and abstract treatment of the analysis Systematic Formal Verification for Time Triggered Algorithms 19 performed for a particular system by Di Vito and Butler [5]. The relative simplicity of the proof supports the argument that time triggered systems allow for straightforward analysis and should be preferred in critical applications for that reason [20] I have also shown, by example, how a round based algorithm formulated as a synchronous system can be ....

Ricky W. Butler and Ben L. Di Vito. Formal design and verification of a reliable computing platform for real-time control: Phase 2 results. NASA Technical Memorandum 104196, NASA Langley Research Center, Hampton, VA, January 1992.


Formal Verification for Fault-Tolerant.. - Owre, Rushby.. (1995)   (221 citations)  (Correct)

.... so far was performed by Rick Butler and Ben Di Vito at NASA: it elaborates the two level model described above into a six level hierarchy that connects the ideal fault free single processor all the way down to the details of task management, interprocessor communication, and memory management [50], 51] The topmost level is called the uniprocessor synchronous (US) model: it is essentially the correctness criterion a single computer that never fails. The level below this is the replicated synchronous (RS) model, which is similar to the fault masking model described above; below this is ....

Ricky W. Butler, Ben L. Di Vito, and C. Michael Holloway, "Formal design and verification of a reliable computing platform for real-time control: Phase 3 results", NASA Technical Memorandum 109140, NASA Langley Research Center, Hampton, VA, Aug. 1994.


Formal Methods Technology Transfer: A View from NASA - Caldwell (1996)   (2 citations)  (Correct)

.... and change requests have formalized and analyzed [25, 18, 24, 17, 19] At Langley, NASA researchers continued work on refining the fault tolerant architecture developed earlier by specifying lower levels of the hierarchy and formally proving they are implementations via refinement mappings [9, 10]. Miner continued work on extending the SRI clock synchronization results and implementing a circuit in silicon [40, 43] Models of the IEEE floating point standards were formalized in HOL and PVS [14, 42, 15] A third workshop was held in May of 1995 reporting on work completed to date [31] ....

Ricky W. Butler, Ben L. Di Vito, and C. Michael Holloway. Formal design and verification of a reliable computing platform for real-time control (Phase 3 results). NASA Technical Memorandum 109140, August 1994.


Formal Methods Technology Transfer: A View from NASA - Caldwell (1996)   (2 citations)  (Correct)

.... and change requests have formalized and analyzed [25, 18, 24, 17, 19] At Langley, NASA researchers continued work on refining the fault tolerant architecture developed earlier by specifying lower levels of the hierarchy and formally proving they are implementations via refinement mappings [9, 10]. Miner continued work on extending the SRI clock synchronization results and implementing a circuit in silicon [40, 43] Models of the IEEE floating point standards were formalized in HOL and PVS [14, 42, 15] A third workshop was held in May of 1995 reporting on work completed to date [31] ....

Ricky W. Butler and Ben L. Di Vito. Formal design and verification of a reliable computing platform for real-time control (Phase 2 results). NASA Technical Memorandum 104196, January 1992.


Formal Techniques for Synchronized Fault-Tolerant Systems - Di Vito, Butler (1992)   (10 citations)  Self-citation (Butler Di vito)   (Correct)

....Phase 1 of this effort established results about the high level design of RCP. This paper discusses our Phase 2 results, which carry the design, specification, and verification of RCP to lower levels of abstraction. Complete details of the Phase 2 work are available in technical report form [Butler 1992]. 1 Third IFIP International Working Conference on Dependable Computing for Critical Applications. Mondello, Sicily, Italy. September 14 16, 1992. The major goal of this work is to produce a verified real time computing platform, both hardware and operating system software, useful for a wide ....

....Type = array [processors] of MB This scheme provides one slot in the mailbox array for each replicated processor. In the following, we present a sketch of the specifications for the US and DA layers. To keep the presentation brief, we omit the RS and DS specifications. Details can be found in [Butler 1992]. 4.1 US Specification The US specification is very simple: Nus : function[Pstate; Pstate; inputs bool] s; t; u : t = fc(u; s) The function N us defines the transition relation between the current state and the next state. We require that the computation performed by the uniprocessor ....

[Article contains additional citation context not shown here]

Ricky W. Butler and Ben L. Di Vito. Formal design and verification of a reliable computing platform for real-time control (phase 2 results) . NASA Technical Memorandum 104196, January 1992.


NASA Langley's Research and Technology-Transfer.. - Butler.. (1998)   (8 citations)  Self-citation (Ricky Di vito)   (Correct)

....generalized the models and constructed a mechanical proof in Ehdm [109] Next, the local team developed the third and fourth level models. The top two levels and the two new models (i.e. DS and DA) were then specified in Ehdm and all of the proofs were done mechanically using the Ehdm 5. 2 prover [12, 37]. Both the DA minv model and the LE model were specified formally and have been verified using the Ehdm verification system[13] All RCP specifications and proofs are available electronically via the Internet using anonymous FTP or World Wide Web (WWW) access. Anonymous FTP access is available ....

Butler, Ricky W.; and Di Vito, Ben L.: Formal Design and Verification of a Reliable Computing Platform For Real-Time Control (Phase 2 Results). NASA Technical Memorandum 104196, Jan. 1992.


NASA Langley's Research and Technology-Transfer Program in.. - Ricky Butler (1995)   (8 citations)  Self-citation (Ricky Di vito)   (Correct)

....generalized the models and constructed a mechanical proof in Ehdm [94] Next, the local team developed the third and fourth level models. The top two levels and the two new models (i.e. DS and DA) were then specified in Ehdm and all of the proofs were done mechanically using the Ehdm 5. 2 prover [12, 32]. Both the DA minv model and the LE model were specified formally and have been verified using the Ehdm verification system[13] All RCP specifications and proofs are available electronically via the Internet using anonymous FTP or World Wide Web (WWW) access. Anonymous FTP access is available ....

Butler, Ricky W.; and Di Vito, Ben L.: Formal Design and Verification of a Reliable Computing Platform For Real-Time Control (Phase 2 Results). NASA Technical Memorandum 104196, Jan. 1992.


NASA Langley's Research and Technology-Transfer.. - Butler, Caldwell, .. (1995)   (8 citations)  Self-citation (Butler Di vito Holloway)   (Correct)

....models. The top two levels and the two new models (i.e. DS and DA) were then specified in Ehdm and all of the proofs were done mechanically using the Ehdm 5. 2 prover [34, 35] Both the DA minv model and the LE model were specified formally and have been verified using the Ehdm verification system[36]. All RCP specifications and proofs are available electronically via the Internet using anonymous FTP or World Wide Web (WWW) access. Anonymous FTP access is available through the host deduction.larc.nasa.gov using the path pub fm larc RCP specs. WWW access to the FTP directory is provided through ....

Ricky W. Butler, Ben L. Di Vito, and C. Michael Holloway, "Formal design and verification of a reliable computing platform for real-time control (Phase 3 results)", NASA TM-109140, Aug. 1994.


NASA Langley's Research and Technology-Transfer.. - Butler, Caldwell, .. (1995)   (8 citations)  Self-citation (Butler Di vito)   (Correct)

....generalized the models and constructed a mechanical proof in Ehdm [33] Next, the local team developed the third and fourth level models. The top two levels and the two new models (i.e. DS and DA) were then specified in Ehdm and all of the proofs were done mechanically using the Ehdm 5. 2 prover [34, 35]. Both the DA minv model and the LE model were specified formally and have been verified using the Ehdm verification system[36] All RCP specifications and proofs are available electronically via the Internet using anonymous FTP or World Wide Web (WWW) access. Anonymous FTP access is available ....

Ricky W. Butler and Ben L. Di Vito, "Formal design and verification of a reliable computing platform for real-time control (Phase 2 results)", NASA TM-104196, Jan. 1992.


Formal Verification of Time-Triggered Systems - Pike (2006)   (Correct)

No context found.

Ricky Butler and Ben Di Vito. Formal design and verification of a reliable computing platform for real-time control (phase 2 results). Technical Report NASA/TM-104196, NASA Langley Research Center, January 1992.


Formal Verification of the AAMP5 Microprocessor 1 - A Case.. - Miller, al. (1995)   (38 citations)  (Correct)

No context found.

Divito, B. and R. Butler, Formal Design and Verification of Reliable Computing Platform for Real--Time Control (Phase 1 Results), NASA Technical Memorandum 102761, October 1990.


Formal Verification of the AAMP5 Microprocessor 1 - A Case.. - Miller, al. (1995)   (38 citations)  (Correct)

No context found.

Butler, R. and B. DiVito, Formal Design and Verification of Reliable Computing Platform for Real--Time Control (Phase 2 Results), NASA Technical Memorandum 104196, January 1992.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC