2 citations found. Retrieving documents...
T. Tikanen, T. Leppanen, and J. Kivela, "Structured Analysis and VHDL in Embedded ASIC Design and Verification," in Proceedings of the European Conference on Design Automation, 1990.

 Home/Search   Document Not in Database   Summary   Related Articles   Check  

This paper is cited in the following contexts:
SpecCharts: A VHDL Front-End for Embedded Systems - Gajski, Vahid, Narayan (1995)   (12 citations)  (Correct)

....demonstrated in the previous sections) the scheme attempts to keep the VHDL as readable as possible and ensures that each portion of the generated VHDL is correlatable with the SpecChart. Several translation schemes have been published for translating a variety of specification languages to VHDL [9, 10, 11, 12, 13, 14, 15]. These languages support a very different model than SpecCharts or support only a subset of the embedded system characteristics outlined in Section 2. As a result, the translation schemes do not address the requirements for translation of SpecCharts to VHDL. In our translation scheme, each ....

T. Tikanen, T. Leppanen, and J. Kivela, "Structured Analysis and VHDL in Embedded ASIC Design and Verification," in Proceedings of the European Conference on Design Automation, 1990.


SpecCharts: A VHDL Front-End for Embedded Systems - Vahid (1995)   (12 citations)  (Correct)

....sections) the translation scheme presented in this section keeps the VHDL as readable as possible and ensures that each portion of the generated VHDL can be correlated with the SpecChart. Several translation schemes have been published for translating a variety of specification languages to VHDL [8, 9, 10, 11, 12, 13, 14]. These languages support a very different model than SpecCharts or support only a subset of the embedded system characteristics outlined in Section 2. As a result, the translation schemes do not address the requirements for translation of SpecCharts to VHDL. In our translation scheme, each ....

T. Tikanen, T. Leppanen, and J. Kivela, "Structured analysis and VHDL in embedded ASIC design and verification," in Proceedings of the European Conference on Design Automation (EDAC), pp. 107--111, 1990.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC