Dennis Vadura. A Proposed Design for the Sylvan Kernel. Master's thesis, University of Waterloo, 1985.  Home/Search   Document Not in Database   Summary   Related Articles

.... buffering (one message per task) are stored in shadow task de3 VERSABus q q q RAMBus 4 MB RAM Memory VM13 VM04 68030 68030 Processor VM04 VM13 Memory 4 MB RAM RAMBus Taskmaster oe To From Other Nodes 68030 Processor VM04 VM13 Memory 4 MB RAM RAMBus Processor Figure 1: A Sylvan Node scriptors [32] located in the memory of the processor complex where the task resides. Partitioning the data structures in this way lowers the cost of the message passing operations. Placing the scheduling information close to the scheduler, and the task context information close to the applications processor, ....

....of the operating system is no longer needed. ffl The kernel is the only program running on the Taskmaster so all data structures are ready in registers and local static RAM. These benefits may be measured by comparing a tasking kernel that does not use a coprocessor to a kernel that does. Vadura [32] provides a description of a software only implementation of a kernel that does not provide separate address spaces, but is otherwise similar to the Sylvan kernel. In Burkowski et al. 5] Processor(s) Primitive Handler TM Phase Cost of of seconds Primitive Total CPU interrupt 43.7 100.00 ....

Dennis Vadura. A Proposed Design for the Sylvan Kernel. Master's thesis, University of Waterloo, 1985.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC