Erickson, A.C. and Fagin B.S. "Calculating the FHT in hardware ", IEEE Trans. on Sig. Proc., 1992, pp. 1341--1353. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
Quantitative Measurements of FPGA Utility in Special and General.. - Fagin (3 citations) Self-citation (Fagin) (Correct)
....successful experiments in rapid digital system design. In addition to GSP, DLX, and the Plasma Frequency Tracker, other 3 systems include an FHT transform engine and a hardware monitor for the 68000. For further information on these and other projects, the reader is referred to references [3] through [8] All projects described in this paper have been prototyped and are fully functional. 3.0 The Processors To better understand the use of FPGAs in our designs, we give brief overviews of each of the systems under study. The GSP and the Plasma Frequency Tracker are special purpose ....
Erickson, A. and Fagin, B. "Calculating the FHT in Hardware", to appear in IEEE Transactions on Signal Processing, June 1992.
Prototyping the DLX Microprocessor - Fagin (1992) (2 citations) Self-citation (Barry) (Correct)
....digital system design. In addition to the DLX microprocessor, other projects include the design of a computer for gene sequence analysis, an FHT transform engine, and a real time data processor for rocket telemetry. For further information on these and other projects, the reader is referred to [5], 6] 7] and [8] The problems of producing working systems in a university environment are well known [9] These problems include continuity of personnel, publication pressures, and resource availability. We have experienced all these difficulties in our efforts to develop a rapid prototyping ....
Erickson, Adam and Fagin, Barry "Calculating the FHT in Hardware", IEEE Transactions on Signal Processing, June 1992, pp 1341-1353.
FPGA and Rapid Prototyping Technology Use in a Special Purpose.. - Fagin, Watt (1992) (1 citation) Self-citation (Barry) (Correct)
....digital system design. In addition to the Gene Sequence Processor, other projects include a completely functional DLX microprocessor, an FHT transform engine, and a real time data processor for rocket telemetry. For further information on the RPF and these projects, the reader is referred to [10] [11], and [12] The GSP consists of five basic subsystems: DRAM, SRAM, a counter comparator, the host interface, and the Gene ALU. It implements a dynamic programming algorithm to compute the minimum cost sequence of insertions, deletions, and substitutions necessary to transform one nucleotide ....
Erickson, Adam and Fagin, Barry, "Calculating the FHT in Hardware", IEEE Transactions on Signal Processing, June 1992., pp 1341-1353.
Parameterised Floating-Point Arithmetic On Fpgas - Allan Jaenicke Vision (2001) (1 citation) (Correct)
No context found.
Erickson, A.C. and Fagin B.S. "Calculating the FHT in hardware ", IEEE Trans. on Sig. Proc., 1992, pp. 1341--1353.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC