A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498--523, April 1995. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
First 50 documents Next 50
Power vs. Performance Tradeoffs for Reduced Resolution LMS.. - Riten Gupta And (1998) (Correct)
....these handsets. There have been many digital hardware design strategies proposed for power reduction including: reduction of supply voltage, reduction of clock speed and data rate, parallelization and pipelining of operations, using sign magnitude arithmetic, and differential encoding of data [2] [3]. Another technique, which is the springboard for this paper, is the reduction of the number of bits used to represent the data and control variables in the digital circuit [4] The bit width reduction strategy is very highly leveraged since it reduces the power dissipation everywhere in the data ....
A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," IEEE Proceedings, vol. 83, pp. 498--523, April 1995.
A Coding Framework for Low-Power Address and Data Busses - Ramprasad, Shanbhag, Hajj (1999) (22 citations) (Correct)
....As system designers strive to integrate multiple systems onchip, power dissipation has become an equally important parameter that needs to be optimized along with area and speed. Therefore, extensive research into various aspects of low power system design is presently being conducted [3], 4] 10] Power reduction techniques have been proposed at all levels of the design hierarchy beginning with algorithms [3] architectures [14] and ending with circuits [1] 13] and technological innovations [6] The power dissipated at the input output (I O) pads of an integrated circuit ....
....parameter that needs to be optimized along with area and speed. Therefore, extensive research into various aspects of low power system design is presently being conducted [3] 4] 10] Power reduction techniques have been proposed at all levels of the design hierarchy beginning with algorithms [3], architectures [14] and ending with circuits [1] 13] and technological innovations [6] The power dissipated at the input output (I O) pads of an integrated circuit (IC) ranges from 10 to 80 of the total power dissipation with a typical value of 50 for circuits optimized for low power ....
A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498--523, Apr. 1995.
Exploiting Data Forwarding to Reduce the Power.. - Sami, Sciuto.. (2001) (3 citations) (Correct)
....advantages of this approach have been evaluated in terms of RF size reduction and elimination of unneces saw save restore instructions fiom the execution stream at procedure calls and across context switches. Low power dissipation is an increasingly relevant require ment for embedded processors [6], 7] Low power design techniques are widely adopted during microprocessor design to meet the stringent power constraints, while preventing from any performance degradation. For high performance processors, low power solutions target the reduction of the effective switched capacitance CFF of the ....
A. Chandrakasan and R. Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits," Proc. of IEEE, 83(4), pp. 498-523, 1995.
A Design Environment for High-Throughput - Low-Power Dedicated Signal Self-citation (Brodersen) (Correct)
No context found.
A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498--523, April 1995.
Back-Gated CMOS on SOIAS For - Dynamic Threshold Voltage (1997) Self-citation (Chandrakasan) (Correct)
No context found.
A. Chandrakasan and R. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, pp. 498--523, Apr. 1995.
Energy Scalable System Design - Sinha, Wang, Chandrakasan (2002) Self-citation (Chandrakasan) (Correct)
No context found.
A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498--523, Apr. 1995.
An Automated Design Flow for Low-Power, High-Throughput, - Dedicated Signal Processing (2001) Self-citation (Brodersen) (Correct)
No context found.
A. P. Chandrakasan and R. W. Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits," Proc. of the IEEE, vol. 83. pp. 498-523, April 1995.
Energy-Delay Tradeoffs in Combinational Logic using - Gate Sizing And Self-citation (Brodersen) (Correct)
....are known since it is then possible to determine the lowest energy for a given level of performance. System level modifications can then be made to choose the optimal architecture, by choosing the appropriate level of parallelism to achieve the required level of throughput at the lowest energy [1]. In addition, a variety of circuits may exist that can be used to implement a sub function in the system. Critical systemlevel decisions rely on delay and energy estimates of the resulting implementations. This paper therefore focuses on the problem of minimizing the energy subject to a delay ....
A.P. Chandrakasan and R.W. Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits," in Proc. IEEE, pp. 498-522, Apr. 1995.
Approaches to Low-Power Implementations of DSP Systems - Parhi (2001) (Correct)
No context found.
A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498--523, Apr. 1995.
Bus-Switch Coding for Reducing Power Dissipation in Off-Chip - Buses Mauro Olivieri (2004) (Correct)
No context found.
A. Chandrakasan and R. Brodersen. Minimizing power consumption in digital CMOS circuits. Proc. IEEE, 83:498--523, Apr. 1995.
Power-Simulation of Cell Based ASICs: Accuracy- and.. - Dirk Rabe Gerd (Correct)
No context found.
A.P. Chandrakasan, R.W. Brodersen. Minimizing Power Consumption in Digital CMOS Circuits. Proceedings of the IEEE, Vol. 83: 498-523, April 1995
Pattern Search in Hierarchical High-Level Designs - Zvi Terem Gila (Correct)
No context found.
S.Chandrakasan, R.W. Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits", In Proceedings of the IEEE, Vol. 83, No.4, pp. 498-523, April 1995.
Approaches to Low-Power Implementations of DSP Systems - Parhi (2001) (Correct)
No context found.
A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498--523, Apr. 1995.
A Single-Chip, 1.6-Billion, 16-b MAC/s Multiprocessor DSP - Ackland, Anesko.. (2000) (Correct)
No context found.
A. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, no. 4, Apr. 1995.
On-chip Stack Based Memory Organization for Low Power.. - Mamidipaka, Dutt (2003) (Correct)
No context found.
A. P. Chandrakasan. et al. Minimizing power consumption in digital CMOS circuits. Proceedings of the IEEE, 83:498--523, 1995.
Low Power VLSI CMOS Design An Image Processing Chip for.. - Schwarzbacher, Foley (1997) (Correct)
No context found.
A. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proceedings of the IEEE, vol. 84, no. 4, pp.498-523, Apr. 1995.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI).. - Deep Submicron Noise (Correct)
No context found.
A. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498--523, Apr. 1995.
Energy and Transient Power Minimization during Behavioral Synthesis - Mohanty (2003) (Correct)
No context found.
A. P. Chandrakasan and R.W. Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits," Proceedings of the IEEE, vol. 83, no. 4, pp. 498--523, April 1996.
Asynchronous Techniques for Power-Adaptive Processing - Efthymiou (2002) (Correct)
No context found.
A. Chandrakasan and R. Brodersen. Minimizing Power Consumption in Digital CMOS Circuits. Proceedings of the IEEE , 83(4):498-- 523, April 1995.
A Detailed Study of Hardware Techniques That Dynamically.. - Gandhi, Mahapatra (2003) (Correct)
No context found.
A. P. Chandrakasan, R. W. Brodersen. Minimizing Power Consumption in Digital CMOS Circuits. Proceedings of the IEEE, Vol. 83: 498-523, April 1995.
On-chip Stack Based Memory Organization for Low Power.. - Mamidipaka, Dutt (2003) (Correct)
No context found.
A. P. Chandrakasan. et al. Minimizing power consumption in digital CMOS circuits. Proceedings of the IEEE, 83:498--523, 1995.
Implementation Of Bit-Level Pipelined Digit-Serial Multipliers - Krister Landern As (2004) (Correct)
No context found.
A. P. Chandrakasan and R. W. Brodersen "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, Vol. 83, No. 4, pp. 498--523, 1995.
Efficient VLSI Design of a Pulse Shaping Filter and DAC.. - Inaki Berenguer Michele (Correct)
No context found.
A. P. Chandrakasan and R.W. Brodersen,"Minimizing Power Consumption in Digital CMOS Circuits", Proceedings of the IEEE, vol. 83, no.4 pp.498-523, Apr.1995.
A Simple Packet Transmission Scheme for Wireless Data over.. - Wang, Mandayam (Correct)
No context found.
A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits, " IEEE Proc., Vol. 32, No. 4, Apr. 1995.
Video Image Transmission over Mobile Satellite Channels - Wang, Blostein (1998) (Correct)
No context found.
A.P. Chandrakasan and R.W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, 83 (4) (April 1995), 498-523.
First 50 documents Next 50
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC