S. Dutt and W. Deng. Cluster aware iterative improvement techniques for partitioning large vlsi circuits. In ACM Trans on Design Automation of Electronic Systems, pages 91--121, 2002. Home/Search Document Details and Download
Summary Related Articles |
This paper is cited in the following contexts:
Parallel Logic Simulation of Million-Gate VLSI Circuits - Lijuan Zhu Gilbert (Correct)
No context found.
S. Dutt and W. Deng. Cluster aware iterative improvement techniques for partitioning large vlsi circuits. In ACM Trans on Design Automation of Electronic Systems, pages 91--121, 2002.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC