Lai, W. -C. and Cheng, K. T. "Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip," Design Automation Conference, pp , (2001). Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
Embedded Test for Processor and Memory Cores in.. - Tehranipour.. (Correct)
No context found.
Lai, W. -C. and Cheng, K. T. "Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip," Design Automation Conference, pp , (2001).
Delay Fault Testing of Core-Based Systems-on-a-Chip - Xu, Nicolici (2003) (Correct)
No context found.
W.-C. Lai and K.-T. Cheng. Instruction-level DFT for testing processor and IP cores in system-on-a-chip. In Proc. IEEE/ACM Design Automation Conference (DAC), pages 59 --64, 2001.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC