R. Puri and et al, "Pushing ASIC performance in a power envelope," in DAC, 2003. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
Low-Power FPGA Using - Pre-Defined Dual-Vdd Dual-Vt (Correct)
No context found.
R. Puri and et al, "Pushing ASIC performance in a power envelope," in DAC, 2003.
A Shared-Well Dual-Supply-Voltage 64-bit ALU - Yasuhisa Shimazaki Member (Correct)
No context found.
R. Puri et al., "Pushing ASIC performance in a power envelope," in Proc. Design Automation Conf. (DAC'03), Anaheim, CA, June 2003, pp. 788--793.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI).. - Fujio Ishihara Farhana (Correct)
No context found.
R. Puri et al., "Pushing ASIC performance in a power envelope," in Proc. Design Automation Conf., Anaheim, CA, June 2003, pp. 788--793.
A Dual Voltage-Frequency VLSI Chip for Image.. - Mohanty.. (2006) (Correct)
No context found.
R. Puri, et. al.s, "Pushing ASIC Performance in a Power Envelope," in Proceedings of the Design Automation Conference, 2003, pp. 788--793.
Design of a Low Power Image Watermarking Encoder.. - Mohanty.. (2005) (Correct)
No context found.
R. Puri, L. Stok, J. Cohn, D. Sylvester, A. Srivastava, D. Kung, D. Pan, and S. Kulkarni, "Pushing ASIC performance in a power envelope," in Proc. of the Design Automation Conference, 2003, pp. 788--793.
FPGA Power Reduction Using Configurable Dual-Vdd - Li, Lin, He (2004) (Correct)
No context found.
R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Srivastava and S. Kulkarni, "Pushing ASIC performance in a power envelope," in DAC, pp. 788--793, 2003.
Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics - Li, Lin, He, Cong (2004) (1 citation) (Correct)
No context found.
R. Puri and et al, "Pushing ASIC performance in a power envelope," in DAC, 2003.
A Dual-VDD Low Power FPGA Architecture - Gayasen Lee Vijaykrishnan (2004) (1 citation) (Correct)
No context found.
R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Srivastava, and S. Kulkarni. Pushing ASIC performance in a power envelope. Design Automation Conference, 2003.
Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics - Li, Lin, He, Cong (2004) (1 citation) (Correct)
No context found.
R. Puri and et al, "Pushing ASIC performance in a power envelope," in DAC, 2003.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC