R. W. Hartenstein. (Invited paper): Trends in Recon gurable Logic and Recon gurable Computing. In Proceedings of the Ninth IEEE Int. Conf. on Electronics, Circuits and Systems - ICECS 2002. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
Architectural Speci - Cation Exploration And (2002) Self-citation (Hartenstein) (Correct)
No context found.
R. W. Hartenstein. (Invited paper): Trends in Recon gurable Logic and Recon gurable Computing. In Proceedings of the Ninth IEEE Int. Conf. on Electronics, Circuits and Systems - ICECS 2002.
Architectural Specification, Exploration and.. - Ayala-Rincon.. (2002) Self-citation (Hartenstein) (Correct)
.... are needed (the one for the run time operation and the other for the processor recon guration) Two kinds of machine paradigms have to be explored: recon gurable instruction stream processors as well as data stream processors based on very powerful recon gurable data path arrays (rDPUs) [7]. Working on data stream processors also includes distribuited memory architectural exploration. This all is of great interest, since no simulation is possible over standard hardware description languages such as Verilog and VHDL. For discriminating these two layers higher order rewriting logic ....
R. W. Hartenstein. (Invited paper): Trends in Recon gurable Logic and Recon gurable Computing. In Proceedings of the Ninth IEEE Int. Conf. on Electronics, Circuits and Systems - ICECS 2002.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC