| Erik Jan Marinissen, Vikram Iyengar, and Krishnendu Chakrabarty. A Set of Benchmarks for Modular Testing of SOCs. In Proc. IEEE International Test Conference (ITC), pages 519--528, Baltimore, MD, October 2002. |
No context found.
Erik Jan Marinissen, Vikram Iyengar, and Krishnendu Chakrabarty. A Set of Benchmarks for Modular Testing of SOCs. In Proc. IEEE International Test Conference (ITC), pages 519--528, Baltimore, MD, October 2002.
No context found.
E. J. Marinissen, V. Iyengar and K. Chakrabarty. A set of benchmarks for modular testing of SOCs. Proc. Int. Test Conf., pp. 519-- 528, 2002.
No context found.
E. J. Marinissen, V. Iyengar and K. Chakrabarty. A set of benchmarks for modular testing of SOCs. Proc. Int. Test Conf., pp. 519--528, 2002.
No context found.
E.J. Marinissen, V. Iyengar, and K. Chakrabarty, "A Set of Benchmarks for Modular Testing of SOCs," Proc. Int'l Test Conf., pp. 519-528, 2002. (Benchmarks available at http://www.extra. research.philips.com/itc02socbenchm).
No context found.
E. J. Marinissen, V. Iyengar and K. Chakrabarty, "A Set of Benchmarks for Modular Testing of SOCs", Proc. Int. Test
No context found.
E.J. Marinissen, V. Iyengar and K. Chakrabarty. A Set of Benchmarks for Modular Testing of SOCs. Proc. Int. Test Conf., 2002, to appear. (Benchmark SOC data available at http://www.extra.research.philips.com/itc02socbenchm)
No context found.
E. J. Marinissen, V. Iyengar and K. Chakrabarty, "A Set of Benchmarks for Modular Testing of SOCs", Proc. Int. Test
....results on core assignment and TAM optimization using virtual TAMs. We demonstrate that the SOC testing time and therefore implicit test cost can be significantly reduced using virtual TAMs. Experimental results are presented for three benchmark SOCs from the ITC 02 SOC Test Benchmarks suite [14]. In Table 2, we present results on the testing times obtained for different values of TAM width using virtual TAMs. The testing time is measured in terms of the number of scan clock cycles. The total number of high frequency and low frequency ATE pins used for test is denoted by #### . Therefore ....
E.J. Marinissen, V. Iyengar and K. Chakrabarty. A Set of Benchmarks for Modular Testing of SOCs. Proc. Int. Test Conf., pp. 519--528, 2002.
No context found.
E. J. Marinissen, V. Iyengar, and K. Chakrabarty, "A Set of Benchmarks for Modular Testing of SOCs", Proceedings of International Test Conference (ITC), pp. 519-528, Baltimore, MD, USA, October 2002.
No context found.
E. J. Marinissen, V. Iyengar, and K. Chakrabarty. A Set of Benchmarks for Modular Testing of SOCs. In International Test Conference, pages 521--528, Oct. 2002.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC