T-F Chen. An effective programmable prefetch engine for high-performance processors. In Proceedings of the 29th International Symposium on Microarchitecture, pages 237--242, Ann Arbor, Michigan, November 1995. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
Guided Region Prefetching: A Cooperative.. - Wang, Burger.. (2003) (2 citations) (Correct)
....area has either exploited prefetching for restricted classes of access patterns, or provided an interface that is overly general and complex. On the conservative side, Gornish and Veidenbaum [18] let software select the number of contiguous blocks to prefetch upon a miss, whereas Chen and Baer [11, 12] use the compiler to supply address and stride information to augment a reference prediction table. Skeppstedt and Dubois use a trap handler to trigger prefetching using similar information [39] Karlsson et al. 23] use prefetch arrays to enable a hardware engine to perform a generalized variant ....
T.-F. Chen. An effective programmable prefetch engine for highperformance processors. In Proceedings of the 29th International Symposium on Microarchitecture, Ann Arbor, Michigan, Nov. 1995.
Next-Generation Memory Systems - Wang (2004) (Correct)
No context found.
T-F Chen. An effective programmable prefetch engine for high-performance processors. In Proceedings of the 29th International Symposium on Microarchitecture, pages 237--242, Ann Arbor, Michigan, November 1995.
Guided Region Prefetching: A Cooperative.. - Wang, Burger.. (2003) (2 citations) (Correct)
No context found.
T.-F. Chen. An effective programmable prefetch engine for highperformance processors. In Proceedings of the 29th International Symposium on Microarchitecture, Ann Arbor, Michigan, Nov. 1995.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC