B. S. ee. Using Secure Coprocessors. PhD thesis, Carnegie Mellon University, 1994.

 Home/Search   Document Not in Database   Summary   Related Articles  

This paper is cited in the following contexts:
AEGIS: Architecture for Tamper-Evident and.. - Suh, Clarke.. (2003)   (23 citations)  (Correct)

....improvement of computation speed compared to the memory latency, the overhead should reduce with time. We also note that these numbers correspond to the case where all instructions and data are encrypted. 7. RELATED RESEARCH 7. 1 Secure Processors Secure co processors have been proposed (e.g. [23], 21] that encapsulate processing subsystems within a tampersensing and tamper responding environment where one can run security sensitive processes. A processing subsystem contains the private key of a public private key pair [6] and uses classical public key cryptography algorithms such as ....

B. S. ee. Using Secure Coprocessors. PhD thesis, Carnegie Mellon University, 1994.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC