4 citations found. Retrieving documents...
D. Sylvester and C. Hu, "Analytical Modeling and Characterization of Deep-Submicrometer Interconnect," Proc. IEEE, vol. 89, pp. 634--664, May 2001.

 Home/Search   Document Not in Database   Summary   Related Articles   Check  

This paper is cited in the following contexts:
Power Supply Design Parameters for Switching-Noise .. - Graziano.. (2001)   (1 citation)  (Correct)

....As a practical rule, empirical laws are used based on (7) on the material and processes used by each foundry and on current flowing along the line. Another parameter that influences the global line resistance is skin e#ect, which increases the e#ective resistance values if frequency is high [11]. At DC, indeed, the charge carriers have an even distribution throughout the section of the wire. As the frequency increases, a rotational magnetic field around the conductor induces a current in the metal that opposes the original current. This oppositely directed current forces the original ....

D.M. Sylvester. Analytical modeling and characterization of deep submicron interconnect. Phd. thesis dissertation, University of California, Berkeley, 1999.


Estimation of Power Consumption in Encoded Data Buses - Ortiz, Kabulepa, Glesner (2002)   (Correct)

....Buses Alberto Garc a Ortiz, Lukusa D. Kabulepa, Manfred Glesner Darmstadt University of Technology, Institute of Microelectronic Systems agarcia,kabulepa,glesner mes.tu darmstadt.de Abstract Because of the increasing importance of cross coupled capacitances in deep submicron technologies [1], it is of great interest to extend the existing high level power estimation techniques by considering the spatial correlation between adjacent lines. This work addresses the modeling and estimation of power dissipation in on chip buses based on the statistical properties of data sequences. Using ....

D. Sylvester and C. Hu. Analytical modeling and characterization of deep-submicrometer interconnect. Proc. of the IEEE, 89(5):634--664, May 2001.


Power Analysis of System-Level On-Chip Communication.. - Kanishka Lahiri And   (Correct)

No context found.

D. Sylvester and C. Hu, "Analytical Modeling and Characterization of Deep-Submicrometer Interconnect," Proc. IEEE, vol. 89, pp. 634--664, May 2001.


A High-level Interconnect Power Model for Design Space.. - Gupta, Zhong, Jha (2003)   (Correct)

No context found.

D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicrometer interconnect," Proc. IEEE, vol. 89, no. 5, pp. 634-- 664, May 2001.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC