| M. M. Mano and C. R. Kime. Logic and Computer Design Fundamentals. Prentice Hall, Upper Saddle River, New Jersey 07458, second edition, 2001. |
....three l bit data inputs X, Y and N , one START instruction input, one DONE output, which indicates that the operation is ended, and an l bit RESULT output. The MMMC is designed using the algorithmic state machine (ASM) approach. For detailed information about ASM approach, reader is referred to [16]. The circuit consists of controller and data path as shown in Fig. 4. The controller x x m m x (l 2) 2 0 y n l 1 n 2 C0(1) C1(1) T(2) C0(2) C1(2) C0(l 2) C1(l 2) cell cell l l 1 C0(l 1) C1(l 1) T(l) T(2) T(3) T(l 1) T(l) T(l 1) T(l 1) 1st bit cell rightmost cell ....
M. M. Mano and C. R. Kime. Logic and Computer Design Fundamentals. Prentice Hall, Upper Saddle River, New Jersey 07458, second edition, 2001.
No context found.
M. M. Mano and C. R. Kime. Logic and Computer Design Fundamentals. Prentice Hall, Upper Saddle River, New Jersey 07458, second edition, 2001.
No context found.
M. M. Mano and C. R. Kime. Logic and Computer Design Fundamentals. Prentice Hall, Upper Saddle River, New Jersey 07458, second edition, 2001.
No context found.
M. M. Mano and C. R. Kime. Logic and Computer Design Fundamentals. Prentice Hall, Upper Saddle River, New Jersey 07458, second edition, 2001.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC