F. Gharsalli, D. Lyonnard, S. Meftali, F. Rousseau, and A. A. Jerraya. Unifying memory and processor wrapper architecture in multiprocessor soc design. In Proceedings of the International Symposium on System Synthesis, Oct 2002. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
Automated Bus Generation for Multiprocessor SoC Design - Kyeong Keol Ryu (2003) (1 citation) (Correct)
....wires to connect the IP cores. Again, we, on the other hand, support a wider variety of bus types and architectures than CoreConnect. Lyonnard et al. 7] introduce a design flow for the generation of application specific multiprocessor architecture. Nicolescu et al. 8] and Gharsalli et al. 9] present a component based design flow for a heterogeneous and multicore SoC, where the flow introduces a systematic method of wrapper generation for multicore SoC design. However, in the communication network design [7, 8 and 9] the flows presented only supports generation of a single bus type ....
....architecture. Nicolescu et al. 8] and Gharsalli et al. 9] present a component based design flow for a heterogeneous and multicore SoC, where the flow introduces a systematic method of wrapper generation for multicore SoC design. However, in the communication network design [7, 8 and 9] the flows presented only supports generation of a single bus type for the system (e.g. a shared bus or a point to point interconnection) We provide more flexible bus architecture templates such as supporting multiple and heterogeneous bus architectures (e.g. GBAVI, GBAVIII, BFBA, Hybrid, and ....
[Article contains additional citation context not shown here]
F. Gharsalli, D. Lyonnard, S. Meftali, F. Rousseau, A. Jerraya, "Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design," Proceedings of the International Symposium on System Synthesis (ISSS' 02), pp. 26-31, 2002.
Automatic Communication Refinement for System Level Design - Abdi, Gajski (2003) (Correct)
....talks about transaction level modeling in [2] that aims at communication modeling so as to optimize simulation speed. However, it does not address automatic generation of such models. CoWare [1] supports heterogeneous processors but focuses on shared memory communication. Jerraya et al. 3] [4] present interesting schemes for putting together heterogeneous components on a bus using wrappers. 3 Inputs to Communication Refinement As discussed earlier and show in Figure 1, we have basically three inputs to the communication refinement engine. The first input is the input model with ....
F. Gharsalli, D. Lyonnard, S. Meftali, F. Rousseau, and A. A. Jerraya. Unifying memory and processor wrapper architecture in multiprocessor soc design. In Proceedings of the International Symposium on System Synthesis, Oct 2002.
Automatic Communication Refinement for System Level Design - Abdi, Shin, Gajski (2003) (Correct)
No context found.
F. Gharsalli, D. Lyonnard, S. Meftali, F. Rousseau, and A. A. Jerraya. Unifying memory and processor wrapper architecture in multiprocessor soc design. In Proceedings of the International Symposium on System Synthesis, Oct 2002.
Hardware and Interface Synthesis of FPGA Blocks.. - Gupta, Luthra.. (Correct)
No context found.
F. Gharsalli, et al. Unifying memory and processor wrapper architecture for multiprocessor SoC design. International Symposium on System Synthesis, 2002.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC