J. Haskins and K. Skadron. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In Proceedings of the 2003. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
Temperature-Aware Microarchitecture: Extended.. - Skadron, Stan.. (2003) Self-citation (Skadron) (Correct)
....we first run the simulations in full detail cycle accurate mode (but without statistics gathering) for 100 million cycles to train the caches including the L2 cache and the branch predictor. This interval was found to be sufficient using the MRRL technique proposed by Haskins and Skadron [19], although a more precise use of this technique would have yielded specific warmup intervals for each benchmark. With the microarchitecture in a representative state, we deal with temperatures. These two issues must be treated sequentially, because otherwise cold start cache effects would idle the ....
J. Haskins, Jr. and K. Skadron. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In Proceedings of the 2003.
How to Use SimPoint to Pick Simulation Points - Greg Hamerly Erez (2004) (1 citation) (Correct)
No context found.
J. Haskins and K. Skadron. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In Proceedings of the 2003.
EXPERT: Expedited Simulation Exploiting Program Behavior.. - Wei Liu And (Correct)
No context found.
J. Haskins Jr. and K. Skadron. Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation. In International Symposium on Performance Analysis of Systems and Software, pages 195--203, Austin, Texas, March 2003.
Picking Statistically Valid and Early Simulation Points - Perelman, Hamerly, Calder (2003) (5 citations) (Correct)
No context found.
J. Haskins and K. Skadron. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In Proceedings of the 2003.
A Co-Phase Matrix to Guide Simultaneous Multithreading.. - Van Biesbrouck.. (2004) (1 citation) (Correct)
No context found.
J. Haskins and K. Skadron. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In Proceedings of the 2003.
How to Use SimPoint to Pick Simulation Points - Greg Hamerly Erez (2004) (1 citation) (Correct)
No context found.
J. Haskins and K. Skadron. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In Proceedings of the 2003.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC