S. Cho, P. Yew, and G. Lee. A high-bandwidth memory pipeline for wide issue processors. IEEE Transactions on Computers, 50(7):709--723, July 2001. Home/Search Document Details and Download
Summary Related Articles |
This paper is cited in the following contexts:
Static Load Classification for Improving the Value.. - Burtscher, Diwan.. (2002) (3 citations) (Correct)
....Library For C programs, the VP library simulates the caches and load value predictors and determines the region of memory a load touches (i.e. stack, heap, or global space) by examining the address of the load. While we can easily determine an approximation to the region of loads in the compiler [10], we opted to use a precise run time classification in order to avoid polluting our data with artifacts of an imperfect points to analysis. Our experience indicates that the region of most loads stays constant across executions of the load and thus a compile time analysis should be e#ective at ....
S. Cho, P. Yew, and G. Lee. A high-bandwidth memory pipeline for wide issue processors. IEEE Transactions on Computers, 50(7):709--723, July 2001.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC