A. DeHon, DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century, in: D. A. Buell, K. L. Pocek (Eds.), IEEE Workshop on FPGAs for Custom Computing Machines, IEEE Computer Society Press, Los Alamitos, CA, 1994, pp. 31--39.  Home/Search   Document Details and Download   Summary   Related Articles   Check

....in performance. There are a few traditional configuration memory styles that can be used with reconfigurable systems, including the Single Context model [Xilinx94, Altera98, Lucent98] the Partial Run time Reconfigurable model (PRTR) Ebeling96, Schmit97, Hauck97] and the Multi Context model [DeHon94, Trimberger97]. For Single Context FPGA shown in Figure 1, the whole array can be viewed as a shift register, and the whole chip area must be reconfigured during each reconfiguration. This means that even if only a small portion of the chip needs to be reconfigured, the whole chip is rewritten. Since many of ....

Andre DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21 st century. In Duncan A. Buell and Kenneth L. Pocek, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pp 31--39, April 1994.

....1 Introduction Many applications contain computationally intensive blocks and hence they demand hardware implementation to exhibit real time performance. Dedicated hardware solutions are capable of running many operations in parallel and can speedup the application runtime significantly [3, 16, 1, 17]. While dedicated hardware implementations address the application latency problem, they are not flexible. The contact author. Therefore, any new version of the application has to go through all of the implementation steps in order to be realized on a dedicated hardware. Reconfigurable systems ....

A. DeHon. "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century". In IEEE Workshop on FPGAs for Custom Computing Machines, April 1994.

....contain computationally intensive blocks and hence they demand hardware implementation to exhibit real time performance. Dedicated hardware solutions are capable of running many operations in parallel. Many researchers have used reconfigurable hardware units to speed up the application runtime [3, 6, 7, 8]. Reconfigurable systems provide the flexibility and reuse of hardware for multiple applications. Reconfigurable hardware can be used to execute designs, which are larger than the available hardware resources. In such cases, a part of a large application is executed on the hardware. By reusing ....

A. DeHon. "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century". In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1994.

....the same period the concept of Dynamically Configurable Gate Array (DPGA) 5] was proposed by Bolotski, et al. which also talked about context swapping within an FPGA. In a later paper, DeHon proposed placing DPGAs on the same die as a normal processor to act as a reconfigurable accelerator [6]. Xilinx filed a patent on the multi context programmable device in 1995 [7] 8] The patented device has an architecture similar to the Xilinx XC4000E [1] with multiple configuration planes. The reconfigurable communication processor [9] developed by Chameleon systems, Inc. has a reconfigurable ....

A. DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century," in Proceedings of IEEE Workshop on FPGAs for custom computing machines, 1994, pp. 31--39.

....of pro cessing resources SIMD, MIMD, VLIW, systolic, microcoded, etc. Generalized reconfig urable architectures have been targeted applications such as symmetric key cryptography, automatic target recognition, and real time digital signal processing, video processing, and image processing, [31, 41, 42, 61, 76, 85, 103, 138, 139, 151,152, 161]. Examples of general ized reconfigurable architectures include BYU DISC, DPGAs, MATRIX, PADDI, PCA 1, and PipeRench. BYU DISC The BYU DISC architecture makes use of the partial reconfiguration capability available in many currently available FPGAs to implement custom instruction caching. ....

....as a configuration cache, allowing for multiple processing elements to switch context in parallel. Given their similarity to FPGAs in terms of their processing elements and interconnection structure, DPGAs are well suited to fine grained applications that require multitasking or multithreading [41, 42, 103, 138]. MATRIX MATRIX is a coarse grained reconfigurable architecture that unifies the instruction and dat apath resources, effectively forming a resource pool that may be allocated in an application specific manner. The dynamic allocation of instruction and datapath resources allows MA TRIX to ....

A. DeHon. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. In D. A. Buell and K. L. Pocek, editors, Second Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM '9, pages 31-39, Napa Valley, California, USA, April 10-13 1994. IEEE, Inc.

....to the computer s memory that is at least as good as that available to the main processor. To better integrate a reconfigurable device into a computer, various researchers have called for combining a traditional microprocessor with an FPGA like device onto one die to form a new kind of processor [4, 16, 29]. Although it used to be that it took more than one FPGA chip to do anything interesting, we have reached the stage where a very powerful reconfigurable device can be fit into only a partial die. As superscalar and VLIW designs fail to capitalize on increasing transistor counts, the one chip ....

Andre DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In Duncan A. Buell and Kenneth L. Pocek, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 31--39, April 1994.

....instructions are reduced by between 13.67 and 23.61 and the executed branches by between 9.83 and 15.98 . 1. Introduction Recently, reconfigurable hardware co existing with a core processor 1 has been proposed as a good candidate for speeding up processor performance, see for example [1][2][3] 4] 5] Such an approach can be very promising however, as indicated in [1] the organization of such a hybrid processor can be viewed mostly as an open topic. In most cases the hybrid organization assumes the generalpurpose paradigm. In such organization, it is assumed that the processor ....

A. DeHon, "DPGA-coupled microprocessors: Commodity ICs for the early 21st century," in Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pp. 31--39, April 1997.

....RFU and CPU instructions are handled using RFU Reservation Stations. 2.2 RFU Architecture The RFU in OneChip contains one or more FPGAs and an FPGA Controller as shown in Figure 2. The FPGAs have multiple contexts and are capable of holding more than one configuration for the programmable logic [4]. These configurations are stored in the Context Memory, which makes the FPGA capable of rapidly switching among configurations. Each context of the FPGAs is configured independently from the others and acts as a cache for configurations. Only one context may be active at any given time. ....

A. DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In Proceedings IEEE Workshop on Field-Programmable Custom Computing Machines, pages 31--39, Apr. 1994.

No context found.

A. DeHon, DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century, in: D. A. Buell, K. L. Pocek (Eds.), IEEE Workshop on FPGAs for Custom Computing Machines, IEEE Computer Society Press, Los Alamitos, CA, 1994, pp. 31--39.

No context found.

A. DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century," Proceedings of the IEEE Workshop on FPGA Custom Computing Machines, pp. 31-39, 1994.

No context found.

A. DeHon. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. Proc. FCCM, 1994.

No context found.

A. DeHon. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. Proc. FCCM, 1994.

No context found.

DeHon, A. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In IEEE Workshop on FPGAs for Custom Computing Machines (Los Alamitos, CA, 1994), D. A. Buell and K. L. Pocek, Eds., IEEE Computer Society Press, pp. 31--39.

No context found.

A. DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century," in IEEE Symposium Napa Valley, California, April 1994.

No context found.

A. DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century," in IEEE Symposium Napa Valley, California, April 1994.

No context found.

Andre DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century," in Proceedings of IEEE Workshop on FPGAs for custom computing machines, 1994, pp. 31--39.

No context found.

A. DeHon. "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century". In IEEE Workshop on FPGAs for Custom Computing Machines, April 1994.

No context found.

A. DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 31--39, April 1997.

No context found.

DeHon, A. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In IEEE Workshop on FPGAs for Custom Computing Machines (Los Alamitos, CA, 1994), D. A. Buell and K. L. Pocek, Eds., IEEE Computer Society Press, pp. 31-- 39.

No context found.

A. DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In D. A. Buell and K. L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 31--39, Los Alamitos, CA, 1994. IEEE Computer Society Press.

No context found.

A. DeHon. "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century". In IEEE Workshop on FPGAs for Custom Computing Machines, April 1994.

No context found.

A. DeHon, "DPGA-coupled microprocessors: Commodity ICs for the early 21st century," in Proc. 2nd IEEE Workshop on FPGAs for Custom Computing Machines (FCCM), 1994, pp. 31--39.

No context found.

A. DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century, " in Proceedings of IEEE Workshop on FPGAs for custom computing machines, pp. 31--39, 1994.

No context found.

A. DeHon. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. Proc. FCCM, 1994.

No context found.

A. DeHon, \DPGA-coupled Microprocessors: Commodity ICs for the Early 21st Century", in Proc. of IEEE Workshop on FPGAs for Custom Computing Machines, pp. 31-39, 1994.

First 50 documents  Next 50

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC