| J. Marathe and F. Mueller, "Detecting memory performance bottlenecks via binary rewriting", Workshop on Binary Translation, during Conf. on Parallel Architecture and Compilation Techniques, Sept. 2001. |
.... the use of partial data traces for incremental memory hierarchy simulation, a central component of METRIC (MEmory TRacIng without re Compiling) a tool we developed to detect memory hierarchy bottlenecks drawing upon our previous experience with partial data traces [24] and binary rewriting [21]. It is also influenced by our work with large scale benchmarks [30] another example of data centric computation where the data sizes exceed cache capacities. METRIC exploits dynamic binary rewriting by building on the instrumentation framework DynInst [2] Dynamic binary rewriting refers to the ....
J. Marathe and F. Mueller. Detecting memory performance bottlenecks via binary rewriting. In Workshop on Binary Translation, Sept. 2002.
No context found.
J. Marathe and F. Mueller, "Detecting memory performance bottlenecks via binary rewriting", Workshop on Binary Translation, during Conf. on Parallel Architecture and Compilation Techniques, Sept. 2001.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC