"Cadence Virtual Component Co-design Link to Implementation," Cadence Design Systems, Inc., March 2001.  Home/Search   Document Not in Database   Summary   Related Articles   Check

....specifications. Designers must implement hardware and software primitives, selecting CPUs and ASICs, specifying HW SW communication, allocating addresses to send data between architecture instances and between software and architecture instances, co verifying hardware and software parts, etc [5]. This tedious manual effort obliges us to seek other more effective solutions than the VCC link to implementation. On the other hand, ROSES provides a clear path to implementation, starting from an abstract architecture and reaching an RT level HDL description for hardware parts and a detailed C ....

"Cadence Virtual Component Co-design Link to Implementation," Cadence Design Systems, Inc., March 2001.

.... system design Designers must implement hardware and software primitives, selecting CPUs and ASICs, specifying HW SW communication, allocating addresses to send data between architecture instances and between software and architecture instances, co verifying hardware and software parts, etc [5]. This tedious manual effort obliges us to seek other more effective solutions than the VCC link to implementation. On the other hand, ROSES provides a clear path to implementation, starting from an abstract architecture and reaching an RT level HDL description for hardware parts and a detailed C ....

"Cadence Virtual Component Co-design Link to Implementation," Cadence Design Systems, Inc., March 2001.

....SpecC [15] proposes a methodology based on an extended C language, but architecture exploration requires manual recoding. Artemis [1] is a modeling and simulation environment aimed to explore the design space of heterogeneous embedded systems architectures at multiple abstraction levels. VCC [4] performs architectural design exploration, offering fast performance estimations for different macro architectures and hardware software partitionings. But this macro architecture can be hardly synthesized, because available hardware and software models are far from real components. There are ....

....and hardware software partitionings in order to find optimal design performance. The architecture resulting from the VCC design flow imperatively contains IP components corresponding to processing functions processors and hardware IP s and to the communication network buses, bridges [4]. The architecture must also contain schedulers or RTOS attached to each processor. It eventually also contains other components that have been included to implement communication patterns, such as shared memories, DMA controllers, cache memories, and interrupt buses. A data bus may have been ....

"Cadence Virtual Component Co-design Architecture Evaluation Guide," Cadence Design Systems, Inc., March 2001.

....covers the ideal design flow depicted in Fig.1. In order to build a complete design flow, this paper introduces an adequate combination of the VCC and ROSES environments. III. Architecture Exploration Using VCC The VCC design environment is aimed at architectural design space exploration [3]. This is achieved by exploring hardware software partitioning alternatives to reach optimal design performance within the given constraints. Once a suitable architecture is found, vendor libraries may be searched to find virtual component models that meet model specifications. The methodology, ....

"Cadence Virtual Component Co-design Modeling guide," Cadence Design Systems, Inc., March 2001.

....distribution within the substrate. Fig. 2. A resistive primitive used to model the substrate as a resistive mesh. The procedure to determine the distribution of the substrate noise is as follows. Several substrate contact placement configurations have been analyzed using the Cadence Spectre [11] simulator. AC program has been developed to process the files generated by the simulator in order to determine the current through each resistor within each resistive primitive. An average value of the current in each resistive primitive is computed as a median of the currents through the four ....

Cadence Design Tools, Cadence design systems, Inc. San Jose, California,

....patterns that will be applied after fabrication to verify that the physical circuit behaves the same as its simulated representation. This is the step where we check the correctness of the manufactured circuit. For our chip the logic simulation was done using mainly the Silos gate level simulator [Silos89]. Since Silos is a very low level simulator, taking input in the form of test vectors only, we have used the Cadence STL interpreter as a front end. STL is a high level description language for the generation of test vectors, and provides variables, iteration, conditional statements and ....

Cadence Design Systems: "Silos II", 1989.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC