G. Meister. Evaluation of parallel logic simulation using dvsim. In HICSS (1), pages 397--406, 1996. Home/Search Document Details and Download
Summary Related Articles |
This paper is cited in the following contexts:
Parallel Logic Simulation of Million-Gate VLSI Circuits - Lijuan Zhu Gilbert (Correct)
No context found.
G. Meister. Evaluation of parallel logic simulation using dvsim. In HICSS (1), pages 397--406, 1996.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC