R.P. Koganti and G. Kedem, "WCDRAM: A Fully Associative Integrated Cached-DRAM with Wide Cache Lines," Proc. Fourth IEEE Workshop Architecture and Implementation of High Performance Comm. Systems, 1997. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
Design and Optimization of Large Size and - Low Overhead Off-Chip (Correct)
No context found.
R.P. Koganti and G. Kedem, "WCDRAM: A Fully Associative Integrated Cached-DRAM with Wide Cache Lines," Proc. Fourth IEEE Workshop Architecture and Implementation of High Performance Comm. Systems, 1997.
Cached DRAM for ILP Processor Memory Access Latency Reduction - Zhang, Zhu, Zhang (2001) (2 citations) (Correct)
No context found.
R.P. Koganti, and G. Kedem, WCDRAM: A Fully Associative Integrated Cached-DRAM with Wide Cache Lines, tech. report CS1997
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC