M. Goel and N. Shanbhag, "Low-power channel coding via dynamic reconfiguration," in Proc. of Int'l Conf. on Acoustics Speech and Signal Processing, pp. 1893-1896, Mar. 1999.  Home/Search   Document Details and Download   Summary   Related Articles   Check

....taps and reducing the supply voltage [9] Algorithmic power reduction techniques have been applied to only a few examples that are not filter applications. These applications include vector quantization [1] vector quantization decoding [4] and, most recently, encryption [11] and channel coding [12]. The more recent examples consider dynamic variations in data. For example, Goel and Shanbhag showed that the energy consumption of a particular Reed Solomon codec implementation can be reduced by 55 on average by powering down taps that are not required to meet a desired bit error rate for an ....

M. Goel and N. Shanbhag, "Low-power Channel Coding via Dynamic Reconfiguration," Proc. of ICASSP, pp. 1893-1896, Mar. 1999.

....functions of input precisions. The energy models for the RS codec, the RAKE receiver, and the power amplifier are presented next. 1. RS Encoder Decoder The complete block diagram of the Galois field components and the RS encoder and decoder are derived in the Appendix and can also be found in [18]. We summarize the results here to maintain the flow of the discussion. The energy models for adder, multiplier and inverse blocks over Galois field CF(2 TM) are derived by simulating these blocks via a real delay gate level simulator MED [16] and are given by gfadd 3.3 x 10 Sra gfm,u = 3.7 ....

M. Goel and N. R. Shanbhag, "Low-power channel coding via dynamic reconfiguration," in Proceeding of ICASSP, (Phoenix, AZ), pp. 1893 1896, March 1999.

....codec, the RAKE receiver and the power amplifier. These models are obtained via real delay simulations [9] of the hardware blocks employing 0.18ym, 2.5V CMOS standard cells obtained from http: www. chips. ibm. com t echlib product s asics databooks .html. 1. RS Encoder Decoder The energy models [10] for adder, multiplier and inverse blocks over Galois Field (GF(2 ) are given by aYda: 3.3 x 10 sin (mW MHz) ay ,u: 3.7 x 10 sin 3 (mW MHz) 3.7 x 10 (2m 3)m (mW MHz) 6) 7) 8) where m is the number of bits per symbol. These models are employed to obtain an estimate of the energy ....

M. Goel and N. R. Shanbhag, "Low-power channel coding via dynamic reconfiguration, " in Proc. ICASSP, (Phoenix, AZ), pp. 1893 1896, Mar. 1999.

....functions of input precisions. The energy models for the RS codec, the RAKE receiver, and the power amplifier are presented next. 1. RS Encoder Decoder The complete block diagram of the Galois field components and the RS encoder and decoder are derived in the Appendix and can also be found in [18]. We summarize the results here to maintain the flow of the discussion. The energy models for adder, multiplier and inverse blocks over Galois field GF (2 m ) are derived by simulating these blocks via a real delay gate level simulator MED [16] and are given by E gfadd = 3.3 10 5 m (mW MHz) ....

M. Goel and N. R. Shanbhag, "Low-power channel coding via dynamic reconfiguration," in Proceeding of ICASSP, (Phoenix, AZ), pp. 1893--1896, March 1999.

No context found.

M. Goel and N. Shanbhag, "Low-power channel coding via dynamic reconfiguration," in Proc. of Int'l Conf. on Acoustics Speech and Signal Processing, pp. 1893-1896, Mar. 1999.

No context found.

M. Goel and N. R. Shanbhag, "Low-power channel coding via dynamic reconfiguration," in Proc. ICASSP, Mar 1999, pp. 1893--1896.

No context found.

M. Goel and N. R. Shanbhag, "Low-power channel coding via dynamic reconfiguration," in Proc. ICASSP, Mar 1999, pp. 1893--1896.

No context found.

M. Goel and N. Shanbhag, "Low-power Channel Coding via Dynamic Reconfiguration," in Proc. of ICASSP, pp. 18931896, Mar. 1999.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC