Intel IA64 Architecture Software Developer's Manual. "Volume 4: IA-64 Itanium processor Programmar's Guide Revision 1.1." July 2000 Home/Search Document Not in Database Summary Related Articles |
This paper is cited in the following contexts:
StackGhost: Hardware Facilitated Stack Protection - Frantzen, Shuey (2001) (27 citations) (Correct)
....the kernel will be notified for every stack access. A variation of this method proved too costly on IA32 under the MemGuard implementation [4] briefly described later. 6. 3 IA64 Intel s IA64 architecture supports variably sized register windows (the Register Stack Engine in the Intel vernacular) [7, 8, 9, 10]. In IA64, function s can request an arbitrary number of registers unlike the 24 register window on Sparc. If an overflow or an underflow occurs, the processor stalls while the hardware interacts with the backing store. The actual loading or storing of the registers is done by the hardware instead ....
Intel IA64 Architecture Software Developer's Manual. "Volume 4: IA-64 Itanium processor Programmar's Guide Revision 1.1." July 2000
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC