A. Youssef, S. Mister, and S. Tavares, "On the Design of Linear Transformations for Substitution-Permutation Encryption Networks", Workshop on Selected Areas in Cryptography - SAC '97, Ottawa, 1997. Home/Search Document Details and Download
Summary Related Articles Check |
This paper is cited in the following contexts:
Hardware Design and Analysis of Block Cipher Components - Xiao, Heys (2002) (Correct)
....order. To maintain similar dataflow in encryption and decryption, SPNs omit the linear transformation in the last round of encryption. Instead, one additional key mixture is appended at the end of the cipher for security considerations. If the S box and the MDS mappings are both involutions [8] (i.e. for any input x, f(f(x) x where f( represents a layer of S boxes or the MDS layer) both the encryption and decryption operations can be performed by the same SPN except for small changes in the round key schedule in the case of XOR key mixing. We refer to such a cipher as an ....
....e#ective the optimization work is for each MDS category. The optimal involution MDS mappings in terms of our complexity analysis are also given in Table 2. Since the MDS test of Theorem 1 is computationally intensive, an involution test will be performed first to eliminate wrong candidates. In [8], an algebraic construction of an involution MDS mapping based on Cauchy matrices is described. This known MDS mapping is used to prune remaining candidates that produce higher complexity before a better mapping is found. These two steps reduce the candidate space dynamically. The categories in ....
A. Youssef, S. Mister, and S. Tavares, "On the Design of Linear Transformations for Substitution-Permutation Encryption Networks", Workshop on Selected Areas in Cryptography - SAC '97, Ottawa, 1997.
Reconfigurable Computing For Symmetric-Key Algorithms - Elbirt (Correct)
....to 2 m Figure 2.5: IDEA block diagram [91] A VLSI implementation of PES [65] achieved a throughput of 44 Mbps using 1.5 tim technology. This implementation was limited in clock frequency to maintain compatibility with the Sun Microsystems SBus. The earliest VLSI implementations of IDEA [28, 164] achieved throughputs of 177 Mbps using 1.2 m technology. More recent VLSI implemen tations [156] achieve a throughput of 355 Mbps using 0.8 m technology. When using 0.7 m technology, a throughput of 424 Mbps was achieved in a single chip solution [121] How ever, the performance of these ....
A.M. Youssef, S. Mister, and S. E. Tavares. On the Design of Linear Transformations for Substitution Permutation Encryption Networks. In Fourth Annual Workshop on Selected Areas in Cryptography, pages 40-48, Berlin, Germany, 1997.
A Tutorial on Linear and Differential Cryptanalysis - Heys (Correct)
....proposed before the existence of the attacks was known. As well, many techniques in cipher design have been proposed to make the application of the attacks difficult, focusing on the constructions of cipher components such as S boxes [25] 8] and the interconnection between layers of S boxes [8] 26][27]. As a result, the attacks and their extensions are now very well understood and proposals such as Rijndael [7] have been especially constructed with security against the attacks in mind. Finally, we note that our presentation of the attacks does not discuss the method for determining the best ....
A.M. Youssef, S. Mister, and S.E. Tavares, "On the Design of Linear Transformations for Substitution Permutation Encryption Networks", Workshop on Selected Areas of Cryptography (SAC '96): Workshop Record, pp. 40-48, 1997.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC