Freerick, M. The nML Machine Description Formalism, July 1993. http ://www .cs.tu-berlin .de/~m fx/dv i docs/nm l 2.dv i.gz . Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
Retargetable Cache Simulation Using High Level Processor Models - Ravindran, Moona (2001) (Correct)
....integrates the machine specification and infrastructure software to generate a customized performance simulator based on the trace driven simulation approach. Thus VMW provides a powerful environment for modern superscalar processor design. 3. Sim nML Sim nML [9] is a direct extension of nML [3] machine description formalism. It includes several features which are useful for the performance simulation and are not present in nML. Sim nML is targeted for describing any arbitrary processor architecture at the instruction set level hiding implementation details. The instruction set is ....
M. Freerick. The nML Machine Description Formalism. http://www.cs.tu-berlin.de/mfx/dvi docs/nml 2.dvi.gz, 1993.
Processor Models for Retargetable Tools - Moona (2000) (Correct)
....and various tools can be generated using tool generators. This work is supported by Cadence Research Centre at IIT Kanpur, India. 2. Related work Several works have been reported in the literature in this direction. Our own work is highly influenced by the nML work done by Freerick et.al. [2]. While it is possible to specify the instruction set architectures in the nML, it is difficult to specify processors where multiple instructions execute and interact simultaneously such as pipelined processors, superscalar processors, VLIW processors etc. ISDL [3] work by the group at MIT aims ....
....The assembler generator generates several files which are together used to generate the assembler. To compile the generated assembler, various tools such as GNU flex and type word = card(16) type byte = card(8) reg R[4, word] reg PC[1, word] mem M[2 16, byte] resources ifu, bu, lsu, alu[2], wb Addressing Modes mode immediate(x:word) x syntax = format( d , x) image = format( 16b , x) mode register(i:card(2) R[i] syntax = format( R d , i) image = format( 0 2b , i) mode direct(addr:word) M[addr] M[addr 1] uses = if rand ( 0.95 #1 else #10 syntax = ....
M. Freerick, The nML Machine Description Formalism, http://www.cs.tu-berlin.de/mfx/ dvi docs/nml 2.dvi.gz, 1993
Retargetable Functional Simulator - Chandra (1999) (4 citations) (Correct)
....which tools can understand and con gure themselves for a speci c processor. Moreover, it is desirable to have a single processor model for all the tools. In this work we have designed a Retargetable Functional Simulator (Fsimg) using Sim nML[17] language which is primarily an extension of the nML[8] language for processor modeling. SimnML is simple and powerful enough to specify a complex processor architecture with pipeline and timing parameters. Fsimg takes the speci cation of the processor in the intermediate representation 1 [10] and an executable for the processor in ELF[18] format ....
....tool, intermediate form is simpler and very easier to read and interpret when compared to a speci cation in Sim nML. A tool called irg[10] is available that takes a Sim nML speci cation and converts it to IR. The overall view of the environment is shown in the gure 2.1. 2. 2 Sim nML Language nML[8] is an extensible formalism to describe a processor architecture. nML works at an abstract level hiding implementation details of the architecture. In nML the architecture is described at instruction level. The instruction set is enumerated as an attribute grammar in a tree hierarchy capturing the ....
[Article contains additional citation context not shown here]
Freerick, M. The nML Machine Description Formalism, July 1993. http://www.cs.tu-berlin.de/~mfx/dvi docs/nml 2.dvi.gz.
Disassembler using High Level Processor Models - Jain (1997) (6 citations) (Correct)
No context found.
Freerick, M. The nML Machine Description Formalism, July 1993. http ://www .cs.tu-berlin .de/~m fx/dv i docs/nm l 2.dv i.gz .
Generic Disassembler Using Processor Models - Bisht (2002) (Correct)
No context found.
M. Freerick. The nML Machine Description Formalism. Tech. Rep. 1991.
A Generic Approach to Performance Modeling and Its Application - To Simulator Generator (1996) (Correct)
No context found.
Freerick, M. The nML Machine Description Formalism, 7 1993. http://www.cs.tu-berlin.de/~mfx/dvi docs/nml 2.dvi.gz .
Generation of Assemblers Using High Level Processor Models - Kumari (2000) (1 citation) (Correct)
No context found.
Markus Freerick. The nML Machine Description Formalism, July 1993. http://www.cs.tu-berlin.de/~mfx/dvi docs/nml 2.dvi.gz.
Retargetable Profiling Tools and their Application in Cache.. - Rajiv (1999) (1 citation) (Correct)
No context found.
Freerick, M. The nML Machine Description Formalism, July 1993. http://www.cs.tu-berlin.de/~mfx/dvi docs/nml 2.dvi.gz.
Retargetable Functional Simulator - In Partial Fulfillment (1997) (Correct)
No context found.
Freerick, M. The nML Machine Description Formalism, July 1993. http://www.cs.tu-berlin.de/~mfx/dvi docs/nml 2.dvi.gz.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC