Sundar Rajan, "Practical State Machine Design Using VHDL," Integrated System Design, pp. 5870, Feb. 1995. Home/Search Document Not in Database Summary Related Articles |
This paper is cited in the following contexts:
SBIR Phase I Final Report VHDL Behavioral Synthesis.. - Contractor.. (Correct)
.... 14 ASC SBIR Phase I Final Report 3.5 Controller Synthesis We provided a capability to automatically generate an FSM 6 based controller for the synthesized datapath. An internal FSM representation was developed to support common styles of FSM modeling in VHDL, as covered in the literature [Ra95, Sm95]. The representation uses a traditional decomposition of an FSM into states and transitions and encodes them in a form of behavior tables [RTJ93] An FSM can be thought of as consisting of three blocks, as shown in Figure 6 below. Since for dataintensive designs with no control Next State Logic ....
Sundar Rajan, "Practical State Machine Design Using VHDL," Integrated System Design, pp. 5870, Feb. 1995.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC