K. Diefendorff, "Power4 focuses on memory bandwidth," Microprocessor Rep., vol. 13, Oct. 1999. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
Coming Challenges in Microarchitecture and Architecture - Ronen, Mendelson, Lai.. (2001) (4 citations) (Correct)
....running threads. SMT, however, cannot increase and sometimes may even decrease the performance of a single thread. Implementation complexity of SMT is also an issue. 2) Chip Multiprocessor (CMP) CMP is a simple yet very powerful technique to obtain more performance in a power efficient manner [69]. The idea is to put several microprocessors on a single die. The performance of small scale CMP scales close to linear with the number of microprocessors and is likely to exceed the performance of an equivalent MP system. CMP is an attractive option to use when moving to a new process ....
K. Diefendorff, "Power4 focuses on memory bandwidth," Microprocessor Rep., vol. 13, Oct. 6, 1999.
A Dynamic Binary Translation Approach to Architectural.. - Cain, Lepak, Lipasti (2000) (Correct)
....hardware by many modern microprocessors[2, 9] which transform individual instructions into a series of less complex operations. Traditionally reserved for CISC instruction sets, this kind of instruction cracking also occurs in recent implementations of the somewhat complicated PowerPC architecture[3, 4]. Implementing this cracking in SimpleScalar involves adding a translation pipeline stage between the processor fetch and decode pipeline stages, in which incoming PowerPC instructions are decoded and translated into the SimpleScalar instruction set, which are then fed to the normal SimpleScalar ....
K. Diefendorff, "Power4 Focuses on Memory Bandwidth", Microprocessor Report, 13(13):1-8, 1999.
Advances and Future Challenges in Binary.. - Altman, Ebcioglu.. (2001) (4 citations) (Correct)
No context found.
K. Diefendorff, "Power4 focuses on memory bandwidth," Microprocessor Rep., vol. 13, Oct. 1999.
Message-Passing Computer - Jignesh Shah Virginia (Correct)
No context found.
K. Diefendorff, "Power4 Focuses on Memory Bandwidth," Microprocessor Report, vol. 13, no.13, October 6, 1999.
Advances and Future Challenges in Binary -.. - Altman, Ebcioglu.. (2001) (4 citations) (Correct)
No context found.
K. Diefendorff, "Power4 focuses on memory bandwidth," Microprocessor Rep., vol. 13, Oct. 1999.
A Cost-Effective Implementation of Multilevel Tiling - Marta Jimnez Jos (2001) (Correct)
No context found.
K. Diefendorff. "Power4 Focuses on Memory Bandwidth", Microprocessor Report, Vol. 13, No 13, Oct. 1999.
Design and Evaluation of the Hamal Parallel Computer - Grossman (2002) (1 citation) (Correct)
No context found.
Keith Diefendorff, "Power4 Focuses on Memory Bandwidth", Microprocessor Report, October 6, 1999, pp. 11-17.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC