D. A. Patterson and J. L. Hennessy. Computer Organization & Design: The hardware /software interface, chapter 7. Morgan Kaufmann Publishers, Inc., second edition, 1998. Home/Search Document Not in Database Summary Related Articles Check |
This paper is cited in the following contexts:
A Comparison of Address Translation Mechanisms for.. - Tuch (Correct)
....at higher levels in the hierarchy which are sufficient for most memory accesses and to only reference lower levels in the infrequent case in which the data required are not present at a given level. 2. 3 Caches A cache can be defined as any storage managed to take advantage of locality of access [31]. In the context of this thesis, however, a cache is a small high speed memory that is placed between the processor core and main memory. Modern architectures have one or more levels of cache which provide lower average access times and energy consumption for the data and instructions in main ....
....in the address. The data fields are returned by the cache if a matching tag is found, a cache hit. If no matching tag is found the cache lookup is said to have been a miss, and the line data needs to be fetched from memory and loaded into the cache. There are three different types of cache miss [31]: Compulsory misses occur when the cache is empty, also called cold, and new entries are bought into the cache without displacing any existing entries in the cache. This might occur at processor startup or after the cache is flushed. Conflict misses occur when a new entry displaces an ....
[Article contains additional citation context not shown here]
D. A. Patterson and J. L. Hennessy. Computer Organization & Design: The hardware /software interface, chapter 7. Morgan Kaufmann Publishers, Inc., second edition, 1998.
Developing an Architecture Validation Suite Application .. - Fournier, Koyfman.. (1999) (1 citation) (Correct)
....and added more elaborated reasoning induced from experience with previous designs (e.g. idempotent or instruction duration) The coverage tasks of this model included pairs of instructions from all possible groups, with all possible precise interrupts in between them. Precise interrupts [5] are associated with the execution of a specific instruction, and thus are more difficult to serve in the context of out of order implementations. All the instructions which follow the interrupted instruction in the program order must cancel execution, even if their execution has already been ....
D.A. Patterson and J.L. Hennessy, Computer Organization & Design The Hardware/Software Interface, Morgan Kaufmann, San Francisco, 1994.
IEEE November 6-9, 2002, Boston, MA - The Very Simple (Correct)
....likely to perform well in their courses. By illustrating the flow of data within a CPU as it fetches, decodes, and executes instructions, this simulator will help students to learn the material better. Most textbooks for computer organization and architecture have some type of simulator available [1 3]. One notable exception [4] does not offer a simulator. However, these simulators only accept program input and output results, such as the contents of regis ters after each instruction. They show students what happens within a computer, but not the actions that cause each operation to occur. ....
Patterson, D. and Hennessy, J. Computer Organization & Design: The Hardware/Software Interface, 2nd edition, San Francisco: Morgan Kaufmann Publishers, 1998.
Dynamic Optimisation of Non-Linear Feed-Forward Circuits - Damiani, Liberali, Tettamanzi (2000) (Correct)
....process adapting our circuit can be used to track this moving probability distribution in real time. Suppose keys to be addresses generated by a CPU to access memory locations while executing a program. In this case, the source will exhibit a behavior according to the wellknown locality principle [2]. Specifically, we can expect key probability to be initially distributed according to an exponential law, with a few very probable keys and many little probable keys. Moreover, the number of keys with probability greater than a given threshold increases exponentially as the threshold goes to ....
Patterson, D. A., Hennessy, J. L.: Computer Organization & Design: the Hardware /Software Interface. Morgan Kaufmann Publishers, San Francisco, CA, USA, 1994
The Worst Case Execution Time (WCET) Analysis Assignment - Ermedahl, Hansson (1997) (Correct)
....of incorporating pipeline modelling to the WCET analysis is presented. The method, or similar ones, are used in most WCETresearch groups. e.g. in [OS97] much the same method is used to calculate a WCET estimation using constraint programming techniques. For a general description of pipelines see [PH94] For each instruction the corresponding pipeline reservation table is achieved. The pipeline effect of taking two instructions in sequence is achieved by overlapping the corresponding pipeline reservation tables as much as possible. We will in the following assume a clock cycle time of 10 s. For ....
....the caching effects or assume the worst possible case (i.e. that all references are cache misses) We will therefore try to incorporate the cache effects in the WCET estimation. Caches are incorporated in the WCET analysis in [FMH94, LMW96, OS97, CF97] For a general description of caches see [PH94] When an instruction or data is referenced, it will be referenced in blocks. We will have a cache hit, when the referenced block is in the cache, or a cache miss, when the referenced block not is in the cache. When a cache miss occurs the referenced block will be collected from (lower cache ....
D.A. Patterson and J.L. Hennessey. Computer Organization & Design - The hardware software interface. Morgan Kaufman Publishers, Inc, 1994. ISBN 1-55860-281-X.
Simulation Tools for Digital Design and Computer.. - Carpinelli, Jaramillo (2001) Self-citation (Design) (Correct)
....we use to achieve that goal. When designing simulation software, we concentrate on the visual aspects of the simulation. Consider, for example, the topics taught in a course on computer architecture. Most textbooks for computer organization and architecture have some type of simulator available [1] [3] One notable exception [4] does not offer a simulator. However, these simulators only accept program input and output results, such as the contents of registers after each instruction. They show students what happens within a computer, but not the actions that cause each operation to occur. ....
Patterson, D. and Hennessy, J. Computer Organization & Design: The Hardware/Software Interface, 2nd edition, San Francisco: Morgan Kaufmann Publishers, 1998.
Instruction-Level DFT for Testing Processor and IP Cores .. - Wei-Cheng Lai Kwang-Ting (2001) (2 citations) Self-citation (California) (Correct)
....Self Test A processor core in a SOC design can be configured as a pattern generator, a test application controller or a response analyzer simply by running different programs. For example, consider an exemplar SOC design shown in Figure 1. It has two programmable cores, a DLX processor core [10] and a DSP core. There are three on chip cores: a memory core, core A and core B. All cores are connected by a PCI bus. The Virtual Component Interface (VCI) and the PCI wrapper provide a common interface for a core to communicate with the underlying bus architecture [11] 12] Since DLX implements ....
D. A. Patterson and J. L. Hennessy. Computer Organization & Design: the Hardware/Software Interface, Morgan Kaufmann, San Mateo, California, 1994.
Aizup -- A Pipelined Processor Design and Implementation on.. - Yamin Li And Self-citation (Design) (Correct)
....to students to understand the operations of pipelined processors and to master the design methodologies and the use of measuring instruments. 1 Introduction In the University of Aizu, there are more than sixty sets of exercise equipments for Computer Architecture Organization Education [2] [3]. One set consists of a SUN workstation with installed Cadence Xilinx design tools [4] an evaluation board with mounted Xilinx XC4006PC84 FPGA chip [5] and a Logic Analyzer. We developed a RISC pipelined model (Aizup) and implemented it on the Xilinx chip for Computer Architecture Organization ....
D. Patterson and J. Hennessy, Computer Organization & Design: The Hardware/Software Interface, Morgan Kaufmann Publishers, Inc., 1994.
A Comparison of Address Translation Mechanisms for.. - Tuch (2002) (Correct)
No context found.
D. A. Patterson and J. L. Hennessy. Computer Organization & Design: The hardware /software interface, chapter 7. Morgan Kaufmann Publishers, Inc., second edition, 1998.
Interference Control for Integration of Vehicular.. - Åkerholm, Sandström, .. (Correct)
No context found.
D. A. Patterson and J. L. Hennesay, Computer Organization & Design the Hardware / Software Interface, second edition, Morgan Kaufmann Publishers, Inc, 1998, ISBN 1-55860-428-6
Model Checking Data-Independent Systems With Arrays - Newcomb (2003) (3 citations) (Correct)
No context found.
D.A. Patterson and J.L. Hennessy. Computer Organization & Design: The Hardware/Software Interface. Morgan Kaufmann, 2nd edition, 1997.
Instituto De Computao - Universidade Estadual De (2003) (Correct)
No context found.
J.L. Hennessy and D.A. Patterson. Computer Organization & Design: The Hardware /Software Interface. Morgan Kaufmann, 1998.
Matrix Factorization Using a Block-Recursive Structure and.. - Frens (Correct)
No context found.
D. A. Patterson and J. L. Hennessy. Computer Organization & Design: The Hardware/Software Interface, second edition. Morgan Kaufmann, San Francisco, 1998.
Techniques for Efficiently Recording State Changes of a Computer.. - II (2001) (Correct)
No context found.
D. A. Patterson and J. L. Hennessy, Computer Organization & Design: The Hardware/Software Interface, Morgan Kaufmann Publishers, San Francisco, California, 1994.
Advances in Design and Implementation of Optimization Software - Maros, al. (2000) (Correct)
No context found.
D. A. Patterson and J. L. Hennessy. Computer Organization & Design : The Hardware-Software Interface. Morgan Kaufmann Publishers Inc., 2nd edition, 1998.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC