Xia, C., Exploiting Multiprocessor Memory Hierarchies for Operating Systems, Ph. D dissertation, University of Illinois at Urbana-Champaign, 1996. Capacity, Associativity and Latency of the L1 Data Cache in a Home/Search Document Details and Download
Summary Related Articles |
This paper is cited in the following contexts:
Measuring Data Cache And Tlb Parameters Under Linux - Yuanhua (Correct)
....slower main memories, by taking advantage of data locality in programs. Compilers and application programmers are increasingly designed with knowledge of caches [1, 2, 5, 7, 8] In recent studies, cache conscious algorithmic design improved the performance of an operating system by more than 30 [11], some standard search algorithms by a factor of 2 to 5 [3] and full application programs by 27 to 42 [3] Any person (or compiler) who optimises memory operations for high performance software will need accurate information about the structural and performance parameters of the memory system. ....
Xia, C., Exploiting Multiprocessor Memory Hierarchies for Operating Systems, Ph. D dissertation, University of Illinois at Urbana-Champaign, 1996. Capacity, Associativity and Latency of the L1 Data Cache in a
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC