Vikram Khosa. Design Of A Register File Update Control Unit for the Super-Threaded Processor Architecture. University of Minnesota, Department of Electrical and Computer Engineering, July 1999.  Home/Search   Document Not in Database   Summary   Related Articles

....just prior to the parallel region, and makes it available to all initiated thread units when necessary. Some behavioral aspects of the global register file and the global register update controller (GRUC) are described in more detail in chapter 6. Even more detailed information can be found in [4]. 19 3 System Performance Potential and Configuration Options After the superthreaded architecture was proposed as a high performance processor system, a simulator was developed to evaluate its performance potential [6] The simulation results in this chapter have been obtained by running ....

....time, copying is sometimes necessary from a local register file to the global register file and sometimes in the reverse direction. The functionality of the register files of the superthreaded architecture is described in more detail in chapter 6, and the physical implementation is documented in [4]. The purpose of this section is to determine what unit should organize and supervise the copying of values between the local and global register files. The copying and updating of register values is in the critical path of thread initiation, and it is therefore very important to implement an ....

[Article contains additional citation context not shown here]

Vikram Khosa. Design Of A Register File Update Control Unit for the Super-Threaded Processor Architecture. University of Minnesota, Department of Electrical and Computer Engineering, July 1999.

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC