| R. McConnell. Massively parallel SIMD computing on a single chip. In Proc. of the 11th Symposium on HighPerformance Chips at Stanford University. 1999. |
....been one of the major technological diculties. Even current designs have largely solved this problem, however: a board level instruction issue rate of 100MHz was achieved in 1995 by Bolotski s Abacus [3] and systems with a chip level issue rate of 200MHz are commercially available from PixelFusion [28]. The likely applications continue to be graphics [28, 36] and vision [4, 10, 24, 21] although compression [41] neural nets [23] chess (the IBM Deep Blue coprocessors) and scienti c computing [32] are some of the other possibilities. Corresponding to the increased capabilities of single chip ....
.... designs have largely solved this problem, however: a board level instruction issue rate of 100MHz was achieved in 1995 by Bolotski s Abacus [3] and systems with a chip level issue rate of 200MHz are commercially available from PixelFusion [28] The likely applications continue to be graphics [28, 36] and vision [4, 10, 24, 21] although compression [41] neural nets [23] chess (the IBM Deep Blue coprocessors) and scienti c computing [32] are some of the other possibilities. Corresponding to the increased capabilities of single chip (or single substrate) SIMD arrays is an increase in design ....
McConnell, R. Massively parallel simd computing on a single chip. In Proc. of the 11th HOT Chips Symposium (1999).
No context found.
R. McConnell. Massively parallel SIMD computing on a single chip. In Proc. of the 11th Symposium on HighPerformance Chips at Stanford University. 1999.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC